微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > MOS device gate noise for RF spice simulation

MOS device gate noise for RF spice simulation

时间:04-10 整理:3721RD 点击:
I'm doign some CMOS RF design practices using Chartered 0.18um Baseline Dual Gate Multi-Vt Process library (BTW, when they are talking about CMOS RF design, what kinds of spice libraries they usually use? Libraries specially developed for CMOS RF or can be just Baseline Logic libraries like I'm using?).

But the CMOS library I'm using does not have the gate noise included. Does anyone know how to include the gate noise part (non-correlated and correlated portions (with the channel noise)) into the model? I know in ADS, they have this capability using the "Noise Source Correlation" control block. How about in SpectreRF or in EldoRF?

Thanks a lot!

CC

I donot believe SprectreRF can do it. you can check Lee's lecture to do it.

Hi Noiseless,

Can you point to where is Lee's lecture other than his book?

Thanks

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top