FSK modulation of 1Mbps data on a PLL loop
I want to use an analod device PLL (ADF4xxx) and a VCO from minicircuits (in range about 2GHZ, and modulate the 1mbps data on it ,my modulation type is FSK.
How can I modulate this high data rate signal? what is the value of frequency seperation?
You need a narrowband loop, probably around 3 KHz loop bandwidth. You need to divide down the VCO frequency to a very low reference frequency, to perhaps below 25 KHz, to keep the instantaneous phase deviation well below 2Π. It would help to Manchester encode your data, so the center frequency does not wander. It would help to randomize your data so that if there is a long string of zeroes, the frequency does not drift off 500 KHz.
the frequency deviation is subject to the bandwidth and BER you want to achieve,
plz refer to some communication books for such a diagram.
I used manchester encoder ,please send a diagram or article on this topic?
how can I apply 1Mpbs signal ? Apply it to VCO tune voltage?
Mbps modulation loop 相关文章:
- CNR requirement for 802.11g/n OFDM 54Mbps
- Applications greater than 250Mbps
- I need 32 Mbps 2.4 GHz QPSK/BPSK/8PSK Data in AWR Microwave Office
- need advise: I need to read data from a rotating wheel, one way, data rate >2Mbps
- Modulation scheme of this pulsed/two-frequency radar system
- How does intermodulation affect receiver system?
