微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > PLL Problem [hlp]

PLL Problem [hlp]

时间:04-09 整理:3721RD 点击:
Hello Everyone;
I have designed a PLL cricuit with ADF4106 of Analog Devices. But a problem has occured: the PLL doesn't work, it stays in start of the VCO band for N = 0 and goes to the end of VCO band for greater values of N! What's the problem? May PLL IC has been damaged? Is there any problem with reference signal (the reference is supplied by a TCXO)? Please help me.

It could be that the TCXO Vpp is too low, so the PLL has nothing to compare to.

Or more likely, you are missing something in the registers. Make sure the polarity of the detector is set correctly.

Check the Voltage at the charge pump then compare it with the VCO control voltage. you can even go to debug mode wher you can select the output of MUX.

Hello Everyone;
My PLL now works. The problem was occured because of false programming a bit.
Now how I can improve its phase noise? Is schielding necessary?

Phase Noise is depended on
-VCO
-PLL Reference Source
-Divider ratio
-Loop Filter
-Charge Pump Current
etc..
The question is:
Which PN should it be improved ? Far PN or Close one..
In-band or Out-band ?
Which offset at ?
What Frequency ?

if improve pn in band, pls decrease loop BW,But too small may cause noise worse! so pls design divider,CP and vco more carefully!

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top