微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > warning in 130nm IBM cadence

warning in 130nm IBM cadence

时间:04-08 整理:3721RD 点击:
hello! can anyone help me step by step to design an LNA on 130nm IBM on cadence?I am designing for WLAn 11g at 2.4 GHZ and bandwidth is 167MHz.I have reached a cascode stage but getting warning like vgs-vbs is -2.74 exceeds lower limit -2.6.Can somebody suggest the reason of this warning and keep hepling throughout my design?

It's the limit of breakdown voltage of gate oxide, you can find it in design manual

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top