微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > JFET buffer utput impedance?

JFET buffer utput impedance?

时间:04-04 整理:3721RD 点击:
Hi I was wondering what is the component that defines primarily the output impedance in this jfet buffer HF amplifier?

It's the JFET, rout = 1/gm.

While I was writing this, I have found an explanation http://www.muzique.com/lab/buffers.htm
I know this is a different question, but I was wondering why is the source choke needed in my buffer?
I have seen other designs where no choke is in place http://www.ab4oj.com/test/imdtest/main.html
Can I leave this choke out for a broadband (HF) jfet buffer?

Yes, but then the source resistor forms a voltage divider with the FET buffer output impedance.

So the RF output voltage will be lower than the input then, despite this is a gain 1 buffer...
Correct me if I am wrong.
Thanks a lot!

Yes common drain buffer has always a gain below unity, only with high load impedance and high source resistor (or current source bias) it can achieve near unity gain.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top