RF Transistor fmax Calculation Problem
时间:04-04
整理:3721RD
点击:
I'm using this formula fmax=rad((fT.n.L)/(8.pi.Rs.W.Cgd)) to calculate the fmax of an rfnmos2v transistor in Cadence, where fT=gm/2.pi.Cgg, n=number of fingers, Rs=sheet resistance, and Cgd=0.4f.W(in mircometers). W and L are clearly the width and length of per finger, and I'm using 180nm technology. Problem is, when I use sp analysis to view the fmax with simulation, the results are not consistent with calculations. For example, with a transistor with w=5.34u and one finger, I expect fmax to equal 40G, while I see 80G in simulation. I didn't predict very exact results (because the equations had many estimations and simplifications) but the variation seems too much. Is the formula wrong or something?
Also, one very big issue is that this fmax formula and the other two that I have similar to this one predict fmax to decrease by increasing W, and increase by increasing N. Sweeping N in sp analysis, the latter doesn't seem to happen at all, and my transistor fails at lower frequencies with a higher number of fingers. Why does this happen?
Also, one very big issue is that this fmax formula and the other two that I have similar to this one predict fmax to decrease by increasing W, and increase by increasing N. Sweeping N in sp analysis, the latter doesn't seem to happen at all, and my transistor fails at lower frequencies with a higher number of fingers. Why does this happen?
Transistor RF fmax 相关文章:
- Cree??s CGH40010F transistor
- How to include RF Transistor Vendor Kit in Advanced Designed Design(ADS)
- Which transistor need to be chosen for designing KU-Band LNA Design high gain, low NF
- Design of LNA using CMOS transistor
- Can you help me get S-parameter file of HJFET transistor
- what type of biasing configuration is this transistor using?
