微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > S-parameters: do they include via inductance for common-source FET transistors?

S-parameters: do they include via inductance for common-source FET transistors?

时间:04-04 整理:3721RD 点击:
For example:
http://www.cel.com/pdf/datasheets/ne3511S02.pdf
Reference plane is placed at 1.3mm from device center (at 2.6mm diameter, where leads just touched the substrate).
But also there are substrate parameters given:
Substrate used is t=0.254 mm + many vias to ground on source pins.
All those vias (inductance), is it included in S-parameters?

Obviously. The s-parameters are measured with the given fixture.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top