微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC验证交流 > vcs core dump

vcs core dump

时间:10-02 整理:3721RD 点击:
用vcs仿真的时候是不是出现如下信息:Warning: Incorrect SIGSEGV signal handler override detected.
Signal handler at address 0x7f07fb32e7a0 seems to be overriding VCS signal handler
without setting SA_SIGINFO flag in the handler. Some VCS functionality will be lost.
Info: Most likely PLI or third party library seems to be overriding VCS SIGSEGV Signal Handler.
Please check PLI or third party library at address 0x7f07fb32e7a0 .
Note: Execution of simv exited with code 255
CPU time: 5.700 seconds to compile + 1.639 seconds to elab + .448 seconds to link + 95.678 seconds in simulation
make: *** [vcs] Error 255

vcs用的是2014版本,verdi是2016版本,是不是verdi版本不兼容引起的问题啊

verdi 2016 支援 vcs 1412 1509 1606 建議使用verdi1403 vcs1403 最穩當

谢谢啦,我试一下

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top