微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC验证交流 > vcs下加SDF文件遇到的问题

vcs下加SDF文件遇到的问题

时间:10-02 整理:3721RD 点击:
最近在用VCS仿真一个IP module ,由于这个IP module 比较复杂,厂家需要在仿真的时候加入SDF文件,解决一些ERROR后,出现下面问题,
Warning-[SDFCOM_UHICD] Up-hierarchy Interconnect Delay ignored
FXSATA168HR0B.sdf.gz, 242052
module: FXSATA168HR0B_BUFBMX4, "instance: TB.m_top.sata_phy.FTCBUF_C_47"
SDF Warning: INTERCONNECT Delay to up-hierarchy destination accOutput is
ignored, DEVICE Delay on port 'O' applied.
Up-hierarchy interconnect delay arises when the load is hierarchically above
the source.

Warning-[SDFCOM_UHICD] Up-hierarchy Interconnect Delay ignored
FXSATA168HR0B.sdf.gz, 242948
module: FXSATA168HR0B_BUFBMX4, "instance: TB.m_top.sata_phy.FTCBUF_C_77"
SDF Warning: INTERCONNECT Delay to up-hierarchy destination accOutput is
ignored, DEVICE Delay on port 'O' applied.
Up-hierarchy interconnect delay arises when the load is hierarchically above
the source.

Warning-[SDFCOM_UHICD] Up-hierarchy Interconnect Delay ignored
FXSATA168HR0B.sdf.gz, 243030
module: FXSATA168HR0B_BUFBMX4, "instance: TB.m_top.sata_phy.FTCBUF_C_284"
SDF Warning: INTERCONNECT Delay to up-hierarchy destination accOutput is
ignored, DEVICE Delay on port 'O' applied.
Up-hierarchy interconnect delay arises when the load is hierarchically above
the source.

Warning-[SDFCOM_UHICD] Up-hierarchy Interconnect Delay ignored
FXSATA168HR0B.sdf.gz, 243078
module: FXSATA168HR0B_BUFBMX4, "instance: TB.m_top.sata_phy.FTCBUF_C_375"
SDF Warning: INTERCONNECT Delay to up-hierarchy destination accOutput is
ignored, DEVICE Delay on port 'O' applied.
Up-hierarchy interconnect delay arises when the load is hierarchically above
the source.

Warning-[SDFCOM_UHICD] Up-hierarchy Interconnect Delay ignored
FXSATA168HR0B.sdf.gz, 243236
module: FXSATA168HR0B_BUFBMX4, "instance: TB.m_top.sata_phy.FTCBUF_C_53"
SDF Warning: INTERCONNECT Delay to up-hierarchy destination accOutput is
ignored, DEVICE Delay on port 'O' applied.
Up-hierarchy interconnect delay arises when the load is hierarchically above
the source.

Warning-[SDFCOM_UHICD] Up-hierarchy Interconnect Delay ignored
FXSATA168HR0B.sdf.gz, 243605
module: FXSATA168HR0B_BUFBMX4, "instance: TB.m_top.sata_phy.FTCBUF_C_146"
SDF Warning: INTERCONNECT Delay to up-hierarchy destination accOutput is
ignored, DEVICE Delay on port 'O' applied.
Up-hierarchy interconnect delay arises when the load is hierarchically above
the source.

Total errors: 0
Total warnings: 117
***SDF annotation completed: Thu Jul 21 17:46:42 2016

大体的意思是延迟为0,所以延迟文件基本没有用起来,哪位大神能给点指导呀,在线等

求大家帮忙呀!不能沉入大海呀 ,, 很急的

it looks okay.

您仔細檢查一下這些 buffer 是不是 output (O pin)連接到 m_top 的 primary output?
這種 INTERCONNECT delay 是不會採用的,會改用 DEVICE delay,
會出現此 warning,應該是您的 SDF 中沒有描述 DEVICE delay,
不過 VCS 會自動把這種 INTERCONNECT delay 加入 primary output DEVICE delay 計算,
所以這只是 warning,不是 error,
您可以 dump waveform 確認看看,delay 應該是有加上去的。
如果真的不想看到這個 warning,可以在 compile option 加上 +warn=noSDFCOM_UHICD

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top