derive_pg_connection提示VDDO is invalid
derive_pg_connection -power_net VDDO -power_pin VDDO -ground_net VSSO -ground_net VSSO
提示：
Error: Pin name VDDO specified by power_pin or gournd_pin option is invalid.(MWUI-715)
Error: Pin name VSSO specified by power_pin or gournd_pin option is invalid.(MWUI-715)
连接VSS和VDD net是成功的。
请求帮助哇。在网上搜索了一下，没有找到相关信息。
标准单元有VDDO, VSSO这两个pin么?你可以report_cell_physical -connections 查看一下标准单元的power pin连接信息。我也是这两天碰到这个命令的问题。
已经连接vss vdd了 还要连接vdd0 vss0?
I use the IO pad, it seems there are VDDO, VDDQ pins.
cell (pc3d01) {
area : 32166.7;
pad_cell : true;
pad_drivers : 1;
pg_pin (VDD) {
pg_type : primary_power;
voltage_name : "VDD";
}
pg_pin (VDDO) {
pg_type : primary_power;
voltage_name : "VDDO";
}
pg_pin (VDDQ) {
pg_type : primary_power;
voltage_name : "VDDQ";
}
pg_pin (VSS) {
pg_type : primary_ground;
voltage_name : "VSS";
}
pg_pin (VSSO) {
pg_type : primary_ground;
voltage_name : "VSSO";
}
pin (CIN) {
direction : output;
function : "PAD";
min_capacitance : 0.029492;
output_voltage : cmos;
related_ground_pin : VSS;
related_power_pin : VDD;
max_capacitance : 5.8984;
max_transition : 3;
timing () {
related_pin : "PAD";
timing_sense : positive_unate;
timing_type : combinational;
cell_rise (delay_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"0.443418, 0.475475, 0.513492, 0.613667, 1.23293, 1.61744, 1.99936", \
"0.377788, 0.40991, 0.446887, 0.546315, 1.16746, 1.55138, 1.9343", \
"0.373122, 0.405391, 0.443259, 0.542228, 1.16308, 1.54705, 1.93009", \
"0.366212, 0.398835, 0.437048, 0.537822, 1.15706, 1.54158, 1.92433", \
"0.366526, 0.400994, 0.440068, 0.542152, 1.16451, 1.54572, 1.92894", \
"0.35379, 0.390042, 0.431637, 0.536201, 1.16171, 1.54436, 1.92703", \
"0.298628, 0.339054, 0.383325, 0.495977, 1.13507, 1.52029, 1.90617" \
);
}
rise_transition (delay_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"0.154004, 0.212922, 0.28037, 0.487917, 1.98591, 2.92616, 3.8588", \
"0.15657, 0.211596, 0.280912, 0.488763, 1.98682, 2.91901, 3.85402", \
"0.156914, 0.213106, 0.283345, 0.490228, 1.98625, 2.92032, 3.85437", \
"0.159297, 0.218518, 0.285517, 0.492632, 1.98805, 2.92756, 3.85204", \
"0.175272, 0.23158, 0.303548, 0.507173, 1.99098, 2.92788, 3.86496", \
"0.193737, 0.25204, 0.322723, 0.525757, 2.00018, 2.93555, 3.864", \
"0.226935, 0.284627, 0.360273, 0.564027, 2.02744, 2.96212, 3.89219" \
);
}
cell_fall (delay_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"0.198443, 0.221847, 0.248597, 0.319126, 0.753862, 1.02347, 1.29356", \
"0.349636, 0.373924, 0.401554, 0.473259, 0.907939, 1.1789, 1.4479", \
"0.378503, 0.40298, 0.431277, 0.50383, 0.938857, 1.20984, 1.47883", \
"0.494523, 0.520469, 0.550501, 0.625811, 1.06351, 1.33364, 1.60372", \
"0.664851, 0.694856, 0.728475, 0.81052, 1.25549, 1.52574, 1.7966", \
"0.808741, 0.841635, 0.878277, 0.967011, 1.42573, 1.69732, 1.9677", \
"1.07149, 1.10877, 1.14973, 1.24903, 1.73413, 2.01514, 2.29207" \
);
}
fall_transition (delay_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"0.0810538, 0.116544, 0.162409, 0.296798, 1.239, 1.8374, 2.43874", \
"0.087854, 0.125086, 0.169108, 0.301507, 1.24164, 1.83665, 2.43416", \
"0.0910883, 0.129166, 0.173543, 0.30391, 1.24217, 1.83693, 2.43378", \
"0.106755, 0.14578, 0.189923, 0.316943, 1.2435, 1.84006, 2.43531", \
"0.141142, 0.180557, 0.225172, 0.35165, 1.25239, 1.84453, 2.43919", \
"0.169782, 0.21056, 0.258392, 0.382347, 1.27448, 1.85913, 2.44685", \
"0.215307, 0.262483, 0.312563, 0.44032, 1.33417, 1.91583, 2.4964" \
);
}
}
internal_power () {
related_pin : "PAD";
related_pg_pin : VDD;
rise_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"-1.77962, -1.80182, -1.82785, -1.84496, -1.86786, -1.86996, -1.87712", \
"-1.72962, -1.75465, -1.77657, -1.80423, -1.82385, -1.83206, -1.83151", \
"-1.70459, -1.72604, -1.74886, -1.77176, -1.79867, -1.80764, -1.80713", \
"-1.50767, -1.53658, -1.55657, -1.58556, -1.61723, -1.62396, -1.62913", \
"-1.00792, -1.03833, -1.06794, -1.10936, -1.16638, -1.17234, -1.17717", \
"-0.51075, -0.549529, -0.583576, -0.639996, -0.704634, -0.730713, -0.73825", \
"0.510218, 0.461704, 0.413483, 0.336947, 0.20571, 0.186689, 0.180677" \
);
}
fall_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"4.20332, 4.20616, 4.20364, 4.22634, 4.2232, 4.22622, 4.23011", \
"4.25121, 4.24455, 4.23964, 4.22971, 4.25715, 4.25574, 4.25906", \
"4.26772, 4.26474, 4.26563, 4.26658, 4.27301, 4.27316, 4.27392", \
"4.40983, 4.39959, 4.39422, 4.38551, 4.38515, 4.38349, 4.38334", \
"4.8032, 4.77747, 4.75607, 4.73127, 4.7078, 4.7091, 4.70619", \
"5.26578, 5.227, 5.19517, 5.15322, 5.10392, 5.10138, 5.09755", \
"6.2424, 6.18395, 6.1411, 6.06929, 5.96783, 5.95404, 5.94872" \
);
}
}
internal_power () {
related_pin : "PAD";
related_pg_pin : VDDO;
rise_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"-0.547273, -0.511444, -0.615669, -0.59928, -0.532623, -0.494173, -0.554109", \
"-0.647936, -0.658669, -0.620216, -0.634792, -0.644791, -0.64193, -0.64117", \
"-0.624233, -0.625234, -0.638438, -0.645411, -0.627876, -0.627323, -0.628093", \
"-0.646954, -0.646039, -0.64679, -0.647373, -0.647369, -0.644413, -0.647048", \
"-0.656846, -0.649458, -0.656515, -0.657423, -0.649424, -0.65647, -0.655942", \
"-0.655165, -0.654298, -0.654817, -0.654891, -0.654875, -0.664041, -0.663387", \
"-0.678619, -0.677154, -0.677881, -0.677709, -0.675702, -0.676363, -0.675429" \
);
}
fall_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"7.31297, 7.31114, 7.31125, 7.3131, 7.31229, 7.31494, 7.31527", \
"5.0013, 4.96923, 4.92495, 4.82938, 4.96986, 4.96112, 4.97791", \
"4.30024, 4.3051, 4.30258, 4.30793, 4.30092, 4.30419, 4.30407", \
"1.3856, 1.39165, 1.40262, 1.39028, 1.38568, 1.38054, 1.37415", \
"0.696717, 0.700706, 0.699807, 0.7002, 0.695886, 0.704416, 0.697581", \
"0.707941, 0.707237, 0.706367, 0.707224, 0.703375, 0.708833, 0.703788", \
"0.741253, 0.741331, 0.741598, 0.741298, 0.741267, 0.739924, 0.739441" \
);
}
}
internal_power () {
related_pin : "PAD";
related_pg_pin : VDDQ;
rise_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"-12.3953, -12.3938, -12.3974, -12.3955, -12.394, -12.3912, -12.3921", \
"-12.409, -12.41, -12.4078, -12.4092, -12.4109, -12.4076, -12.4066", \
"-12.416, -12.4146, -12.4175, -12.417, -12.4163, -12.4138, -12.413", \
"-12.4309, -12.4318, -12.432, -12.4318, -12.4326, -12.4314, -12.43", \
"-12.4456, -12.4448, -12.4456, -12.4461, -12.4445, -12.4451, -12.4454", \
"-12.4463, -12.4454, -12.4461, -12.4463, -12.4461, -12.4481, -12.4479", \
"-12.4249, -12.4248, -12.4247, -12.4247, -12.4236, -12.4244, -12.4243" \
);
}
fall_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"5.96551, 5.96729, 5.9677, 5.96416, 5.96465, 5.95865, 5.95874", \
"8.35611, 8.35468, 8.35074, 8.34314, 8.35107, 8.34746, 8.35049", \
"9.0209, 9.02157, 9.02334, 9.02279, 9.02043, 9.01732, 9.01831", \
"11.9333, 11.935, 11.9369, 11.9368, 11.9344, 11.9295, 11.9302", \
"12.6234, 12.6245, 12.6249, 12.6245, 12.6234, 12.6251, 12.6192", \
"12.6176, 12.6195, 12.6177, 12.6179, 12.6167, 12.6177, 12.6174", \
"12.5792, 12.5796, 12.5798, 12.58, 12.579, 12.5789, 12.5788" \
);
}
}
internal_power () {
related_pin : "PAD";
related_pg_pin : VSS;
rise_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"9.47477, 9.36595, 9.59696, 9.52988, 9.34737, 9.25348, 9.39483", \
"9.63517, 9.65994, 9.56586, 9.5644, 9.56096, 9.54814, 9.54551", \
"9.61728, 9.59426, 9.61388, 9.59547, 9.55264, 9.54787, 9.54701", \
"9.78128, 9.75631, 9.73688, 9.71164, 9.67143, 9.66531, 9.66573", \
"10.1234, 10.0828, 10.0669, 10.0266, 9.96114, 9.95642, 9.95297", \
"10.547, 10.5107, 10.4785, 10.426, 10.3513, 10.3415, 10.3343", \
"11.5265, 11.476, 11.4326, 11.3658, 11.2407, 11.2049, 11.1859" \
);
}
fall_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"-6.9985, -7.01153, -7.00939, -6.9779, -7.01683, -6.96633, -6.96091", \
"-7.0768, -7.02326, -6.94734, -6.76314, -6.99849, -7.00135, -7.0299", \
"-7.00114, -7.01161, -7.00481, -7.02265, -6.9839, -7.00747, -7.01733", \
"-6.85786, -6.87881, -6.91102, -6.90216, -6.88521, -6.8915, -6.87468", \
"-6.48101, -6.51847, -6.5395, -6.56758, -6.56508, -6.59255, -6.58815", \
"-6.03983, -6.07612, -6.10697, -6.14858, -6.18578, -6.20525, -6.1947", \
"-5.06749, -5.12367, -5.1703, -5.23326, -5.34224, -5.35288, -5.35213" \
);
}
}
internal_power () {
related_pin : "PAD";
related_pg_pin : VSSO;
rise_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"0.535338, 0.533814, 0.538732, 0.537235, 0.534578, 0.532996, 0.535495", \
"0.480459, 0.483371, 0.480257, 0.48092, 0.481827, 0.481473, 0.481388", \
"0.479501, 0.47943, 0.480786, 0.480941, 0.481423, 0.481437, 0.481382", \
"0.466581, 0.466683, 0.466647, 0.466834, 0.466593, 0.466446, 0.466567", \
"0.419075, 0.418956, 0.418991, 0.41899, 0.419306, 0.419138, 0.419123", \
"0.401828, 0.401919, 0.401766, 0.401859, 0.402198, 0.401831, 0.40176", \
"0.392717, 0.392683, 0.392682, 0.392651, 0.392667, 0.392601, 0.392559" \
);
}
fall_power (power_template_7x7) {
index_1 ("0.07, 0.8, 1, 2, 4, 6, 10");
index_2 ("0.029492, 0.11797, 0.23594, 0.58984, 2.9492, 4.4238, 5.8984");
values ( \
"-0.437141, -0.436254, -0.436111, -0.437843, -0.435778, -0.437569, -0.439203", \
"-0.437445, -0.436363, -0.43589, -0.434242, -0.436551, -0.436389, -0.43681", \
"-0.436657, -0.436729, -0.436961, -0.436826, -0.436503, -0.43648, -0.436677", \
"-0.436752, -0.436883, -0.437114, -0.436901, -0.436617, -0.436385, -0.436413", \
"-0.436789, -0.436947, -0.436921, -0.436929, -0.436756, -0.437, -0.436524", \
"-0.436951, -0.436946, -0.436889, -0.436931, -0.43676, -0.43699, -0.436787", \
"-0.436804, -0.436821, -0.436805, -0.436806, -0.436814, -0.436763, -0.436745" \
);
}
}
}
pin (PAD) {
direction : input;
input_voltage : cmos3;
is_pad : true;
related_ground_pin : VSS;
related_power_pin : VDDO;
max_transition : 10;
capacitance : 6.94299;
rise_capacitance : 6.62592;
rise_capacitance_range (4.36735, 6.62592);
fall_capacitance : 6.94299;
fall_capacitance_range (5.20837, 6.94299);
}
}
Did you fix it ?
-----------------------------------------------------------
Attribute NameValue
-----------------------------------------------------------
nameirom_data_out4_pad
full_nameirom_data_out4_pad
designgp_top
object_id88653
cell_id4
number_of_pins8
object_classcell
ref_namepc3d01
ref_lib_name/home/orangehuang/process_library/CSMC035/standard_cell/CSMC035DPQMPCMM_Fab2_FBlib_V201410/astro/milkyway/IC035io122_4l
ref_view_nameFRAM
is_hierarchicalfalse
is_preservedfalse
bbox{1255.100 3865.700} {1341.500 4238.000}
origin1341.500 4238.000
boundary{1341.500 4238.000} {1255.100 4238.000} {1255.100 3865.700} {1341.500 3865.700} {1341.500 4238.000}
area32166.720000
is_physical_onlyfalse
aspect_ratio4.309028
height372.300000
width86.400000
orientationS
mask_layout_typeio_pad
site_name
location1255.100 3865.700
Keepout marginDoesn't exists
Voltage area nameN/A
sm_estimation_modeunestimated
is_fixedfalse
is_iotrue
is_jtagfalse
is_physicaltrue
is_placedtrue
is_spare_cellfalse
is_soft_fixedfalse
-----------------------------------------------------------
Input PinsNet
----------------------------
PADirom_data_out[4]
VSSO
VSSQ
VDDO
VDDQ
VSS
VDD
Output PinsNet
----------------------------
CINnet_irom_data_out[4]
PG PinsNet
----------------------------
pad上有VDDO ，VSSO的pin，执行derive_pg_connection应该会连接上才对。但你说你已经连接上了VDD ,VSSpin,可以你的报告里pad里的VDD，VSSpin都没有连接在net上，可以pad的所有的pin都没有识别 ，是不是pad的问题，没有读入或者没有识别之类的，不知道具体啥问题。
顺便问一下，哪个命令可以查看Pad的信息
report_cell_physical -connections *pad
I got the PAD information from a .lib file directly.
有点进展，
用report_cell命令查看，发现我手动创建的cel找不到library
CellReferenceLibraryAreaAttributes
--------------------------------------------------------------------------------
U1an12d1IC035os142_max1.660000
cornerllp14frell0.000000b, d
cornerlrp14frelr0.000000b, d
cornerulp14freul0.000000b, d
cornerurp14freur0 .000000b, d
idle_mode_n_padpc3o010.000000b, d
int0_n_padpc3d010.000000b, d
int1_n_padpc3d010.000000b, d
int2_padpc3d010.000000b, d
int3_n_padpc3d010.000000b, d
我是这样创建的CELL:
create_cell cornerll p14frell
create_cell cornerlr p14frelr
create_cell cornerul p14freul
create_cell cornerur p14freur
create_cell {vss1left vss1right vss1top vss1bottom} pv0i
create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
create_cell {vss2left vss2right vss2top} pv0i
用link命令的时候，也提示link不成功。
谁知道问题在哪里吗?
注：用report_lib查看，在db库中是有这些cell的
corner pad及power pad是ｐｈｙｓｉｃａｌ ｏｎｌｙ ｃｅｌｌ，物理库里有才行吧，与时序库无关，你的物理库里有这几个cell么
我用ICCsynopsys的lab教学，做到create_cell之后，用link是可以成功的。我的没有成功。似乎是有问题。
在ICC里面也是指定了link_library,按照道理应该是能成功才对。
我到Milkyway的目录下，用open_mw_lib,open_mw_cel都是可以打开例如pc3d01的。
唉，我快崩溃了。
是否与下面的warning（红色字体，是关于io library的）有关系呢?
icc_shell> import_designs $my_verilog_file \ -format verilog \-top $my_top_design
Loading db file '/home/orangehuang/process_library/CSMC035/standard_cell/CSMC035DPQMPCMM_Fab2_FBlib_V201410/synopsys/os142/IC035os142_max.db'
Loading db file '/home/orangehuang/process_library/CSMC035/standard_cell/CSMC035DPQMPCMM_Fab2_FBlib_V201410/synopsys/io122/IC035io122_max.db'
Loading db file '/eda/icc_2010.03/libraries/syn/gtech.db'
Loading db file '/eda/icc_2010.03/libraries/syn/standard.sldb'
Warning: /home/orangehuang/process_library/CSMC035/standard_cell/CSMC035DPQMPCMM_Fab2_FBlib_V201410/astro/milkyway/IC035io122_4l: bus naming style _<%d> is not consistent with main lib. (MWNL-111)
今天，用synopsys ICC LAB中带的db和miklyway reference library，已经floor plan成功。感觉应该是我自己的库有问题，在logic db and milkyway reference library之间可能不匹配。
用check_library来检查，发现pc3d01这个cell, 在logic library中缺少VSSQ pin.
而且VDDO, VDDQ, VSS, VSSO在logic and physical lib之间，类型不匹配，前者是primary power/ground, 后者说是signal.
明天仔细看看库的问题吧。看样子不是我用的icc的命令的问题。
Warning: List of pins missing in logic library (LIBCHK-212)
------------------------------------------------------------------------------
Physical libraryCell namePin namePin direction
------------------------------------------------------------------------------
IC035io122_4lpc3d01VSSQ
Error: List of pins mismatched in logic and physical libraries (LIBCHK-213)
Logic library:IC035io122_max
Physical library: /home/milkyway/IC035io122_4l
-----------------------------------------------------------------------------------
Pin directionPin type
Cell namePin nameLogicPhysicalLogicPhysical
-----------------------------------------------------------------------------------
pc3d01VDDunknownprimary powersignal
VDDOunknownprimary power signal
VDDQunknownprimary power signal
VSSunknownprimary ground signal
VSSOunknownprimary ground signal
哪位高手帮忙稍微指点迷津?谢谢了先
继续分析：
用Synopsys ICC LAB提供的库与我自己的库，做对比分析（用Synopsys库是没有上面这个问题的），发现有些异常：
1.在db库中的cell:
1) 正确的：
****************************************
Report : library
Library: cb13io320_tsmc_max
Version: D-2010.03-ICC-SP5-2
Date: Wed Sep 16 16:28:03 2015
****************************************
Library Type: Technology
Tool Created: 2003.06
Date Created: 14-Nov-101 (INF CREATED ON 14-NOV-2001)
Library VersionPower Supply Group:
default_power_rail: coreLevel
power RailValue
--------------------
coreLevel1.08
ioLevel3.00
CELL(pc3d01): 3426.184814, pad;
PIN(PAD): in, 8.24, 824, 10000, ;
INPUT_SIGNAL_LEVEL(PAD): ioLevel
END_PIN PAD;
PIN(CIN): out, 0, 300, 5, 3, , , ;
OUTPUT_SIGNAL_LEVEL(CIN): coreLevel
END_PIN CIN;
END_CELL pc3d01;
Components:
2）错误的：
****************************************
Report : library
Library: IC035io122_max
Version: D-2010.03-ICC-SP5-2
Date: Wed Sep 16 16:28:33 2015
****************************************
Library Type: Technology, PG pin Based
Tool Created: Z-2007.03-SP5
Date Created: $Date: Mon Apr 22 11:58:34 2013 $
Library Version: $Revision: 1.0 $
Comments:
Components:
nom_voltage : 3
Voltage Map: Voltage Name: Voltage Value
VDD3
VDDO3
VDDQ3
VSS0
VSSO0
VSSQ0
GND0
CELL(pc3d01): 32166.699219, pad;
PG_PIN(VDD):
VOLTAGE_NAME: VDD
PG_TYPE: primary_power
END_PG_PIN VDD;
PG_PIN(VDDO):
VOLTAGE_NAME: VDDO
PG_TYPE: primary_power
END_PG_PIN VDDO;
PG_PIN(VDDQ):
VOLTAGE_NAME: VDDQ
PG_TYPE: primary_power
END_PG_PIN VDDQ;
PG_PIN(VSS):
VOLTAGE_NAME: VSS
PG_TYPE: primary_ground
END_PG_PIN VSS;
PG_PIN(VSSO):
VOLTAGE_NAME: VSSO
PG_TYPE: primary_ground
END_PG_PIN VSSO;
PIN(CIN): out, 0, , 3, 5.8984, , 0.029492, ;
RELATED_POWER_PIN : VDD
RELATED_GROUND_PIN : VSS
INTERNAL_POWER: PAD, , '';
RELATED_PG_PIN : VDD
INTERNAL_POWER: PAD, , '';
RELATED_PG_PIN : VDDO
INTERNAL_POWER: PAD, , '';
RELATED_PG_PIN : VDDQ
INTERNAL_POWER: PAD, , '';
RELATED_PG_PIN : VSS
INTERNAL_POWER: PAD, , '';
RELATED_PG_PIN : VSSO
END_PIN CIN;
PIN(PAD): in, 6.94299, , 10, ;
RELATED_POWER_PIN : VDDO
RELATED_GROUND_PIN : VSS
END_PIN PAD;
END_CELL pc3d01;
看起来是库的格式有变化
2.物理信息的不同
1）正确的
Input PinsNetNet Driver PinsDriver Pin Type
------------------------------------------------------------
PADInstrn[1]Instrn[1]Input port
Output PinsNetNet Load PinsLoad Pin Type
------------------------------------------------------------
CINnet_Instrn[29] I_RISC_CORE/I_INSTRN_LAT/U61/I0
Input pin (mx02d0
PG PinsNet
----------------------------
VSSO
VDD
VDDQ
VSSQ
VSS
VDD
2）有问题的
Input PinsNetNet Driver PinsDriver Pin Type
------------------------------------------------------------
PADp_selp_selInput port
VSSO
VSSQ
VDDO
VDDQ
VSS
VDD
Output PinsNetNet Load PinsLoad Pin Type
------------------------------------------------------------
CINselU_COMBO/U2_ARITH/U28/A1
Input pin (nd02d1)
PG PinsNet
----------------------------
可以看到，有问题的库，在ICC中把VSS/VSSO/VSSQ/VDD/VDDO/VDDQ 都当成信号处理了，所以，才会报最初的错误。
但是，要如何解决呢?真头疼。看起来可以后面通过手工把VSSO/VSSQ/VDDO/VDDQ处理好也行。