微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > why apply these vias , encounter cause Metal drc problem

why apply these vias , encounter cause Metal drc problem

时间:10-02 整理:3721RD 点击:
I am doing tsmc 16nm p&r , found that some strange metal2 space ERROR , cauased by via12_cut cell , why encounter dont choose other type viacut cell to avoid these drc problem ? any expert give me some suggestions ?

太先进了,表示没有做过

sorry I use ICC not encounter, but I know in ICC there have command to avoid this problem.
set_route_zrt_common_options -connect_within_pins_by_layer_name {}
If you have ICC that you could reference this.

Thank you very much !I use EDI , so

看看setNanoRouteMode中-routeWithVIaInPin和-routeWithViaOnlyForStandardCellPin两个选项的不同设置是否能改变route结果

厉害,我去试试看

苏州有做16nm的公司?

zhongshenghongxin 吧, 目前最火爆的公司,

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top