微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > calibre做lvs多出很多port

calibre做lvs多出很多port

时间:10-02 整理:3721RD 点击:
感觉calibre把每一根线都都当成port了……



怎么解决呢?

report在这
NUMBERS OF OBJECTS AFTER TRANSFORMATION
---------------------------------------
LayoutSourceComponent Type
--------------------------
Ports:16122*
Nets:172167*
Instances:44_invv (4 pins)
22_nor2v (5 pins)
44AND2X2 (5 pins)
22BUFX8 (4 pins)
88DFFQX1 (5 pins)
1010DFFQX2 (5 pins)
1212DFFTRX1 (7 pins)
33NAND2BX1 (5 pins)
99NAND2BXL (5 pins)
6969NAND2X1 (5 pins)
33NAND2X2 (5 pins)
22NOR2BX1 (5 pins)
1313NOR2X1 (5 pins)
22NOR2X2 (5 pins)
33OR2X1 (5 pins)
------------
Total Inst:146146

**************************************************************************************************************
INCORRECT NETS
DISC#LAYOUT NAMESOURCE NAME
**************************************************************************************************************
1Net N32n32
----------------------------------------------------

** missing connection **XU122:Y
** missing connection **XU121:A

--------------------------------------------------------------------------------------------------------------
2Net N29N29
----------------------------------------------------

** missing connection **XU112:Y
** missing connection **XU111:A

--------------------------------------------------------------------------------------------------------------
3Net N31n31
----------------------------------------------------

** missing connection **XU108:Y
** missing connection **XU107:A

--------------------------------------------------------------------------------------------------------------
4Net N33N33
----------------------------------------------------

** missing connection **XU149:Y
** missing connection **XU148:A

--------------------------------------------------------------------------------------------------------------
5Net N30n30
----------------------------------------------------

** missing connection **XU113:Y
** missing connection **XU111:B

--------------------------------------------------------------------------------------------------------------
6Net 74** missing net **
--------------------------------------------------------------------------------------------------------------
7Net 125** missing net **
--------------------------------------------------------------------------------------------------------------
8Net 131** missing net **
--------------------------------------------------------------------------------------------------------------
9Net 146** missing net **
--------------------------------------------------------------------------------------------------------------
10Net 155** missing net **

还有就是多出很多ports,这个不贴了
最后
**************************************************************************************************************
INFORMATION AND WARNINGS
**************************************************************************************************************

MatchedMatchedUnmatchedUnmatchedComponent
LayoutSourceLayoutSourceType
-----------------------------------------
Ports:22221390
Nets:16716750
Instances:4400_invv
2200_nor2v
4400AND2X2
2200BUFX8
8800DFFQX1
101000DFFQX2
121200DFFTRX1
3300NAND2BX1
9900NAND2BXL
696900NAND2X1
3300NAND2X2
2200NOR2BX1
131300NOR2X1
2200NOR2X2
3300OR2X1
--------------------------------
Total Inst:14614600

**************************************************************************************************************
DETAILED INSTANCE CONNECTIONS
LAYOUT NAMESOURCE NAME
**************************************************************************************************************
(This section contains detailed information about connections of
matched instances that are involved in net discrepancies).
--------------------------------------------------------------------------------------------------------------
X47(26.830,24.695)NAND2X1XU108NAND2X1
VDD: VDDVDD: VDD
VSS: VSSVSS: VSS
A: OUT[0]A: OUT[0]
B: N24B: n24
Y: 125** missing net **
** N31 **Y: n31
--------------------------------------------------------------------------------------------------------------
看INFORMATION AND WARNINGS
我感觉是layout比source多出了一些东西?

你在版图中多打了port label

只要打网表TOP层的端口lable就可以了,你比对一下哪些在版图中需要删掉或者在网表中需要添加。

版图是encounter->virtuoso的。这些多出来的port label是不是因为map没写对?

应该怎么改呢?

我是用encouter做的数字版图,好像都没有label这一步是不是导出gds的时候.map写得不正确?

删去label这个应该怎么改呢?

你可以在encouter里面加,也可以在calibre里面加,或者修改一下lvs rule file,只要能把lable加上就好了。

应该是你的stream文件的问题吧···

解决了吗?回来说一声呀,给后来人作为参考

多谢各位
http://bbs.eetop.cn/thread-317389-1-1.html

再用 createPGPin 命令加上VDD和VSS的

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top