微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > cts 绕线时特别慢

cts 绕线时特别慢

时间:10-02 整理:3721RD 点击:
在做完cts后想做一个global route来看看latency的大小但是每次都会特别慢会卡在一个地方
脚本:
set clks [get_flat_nets -filter net_type=~Clock]
set DSnets [get_att $clks full_name]
route_zrt_group -max_detail_route_iterations 5 -nets$DSnets-stop_after_global_route true -reuse_existing_global_route true
卡在:
Information: Input delay ('fall') on clock port 'sclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'sclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'sclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'sclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'sclk' will be added to the clock's propagated skew. (TIM-112)

类似这样的地方
请问各位有什么好方法吗?谢谢!

你用这个命令试试?
route_zrt_group-all_clock_nets

谢谢! 因为我先绕了FB 的线所以我希望我在绕CTS线时保持FB的线现在我把FB 的线设成ideal的 再来绕CTS的线就会快很多

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top