微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > ICC 布线时via数量,可否控制为single_via

ICC 布线时via数量,可否控制为single_via

时间:10-02 整理:3721RD 点击:
因为要布一个.8工艺的模块, 面积要求又要尽量小. 希望走线时,只用一个via, 而不是默认的两个via.
试了一下,remove_redundant_via, 好像不行.
不知道怎么样设置?

.8工艺!
默认是不加的吧
你报一下你现在绕线的option都是啥,看是否有必要再设置一下

Default routing via是一顆,你應該有下到redundant_via設定

>report_route_option
Current routing options:
Time driven = 0
Timing wt = 4
Skew control = 0
Congestion wt = 4
Incremental = 0
Incremental = 0
Clock routing = balanced
Track Assignment options:
Timing driven = 0
Timing wt = 1
Detail route options:
Connect tie off = 1
Connect open = 1
Reroute user wire = 0
CTS nets = minor change only
Single row/col via array = center
Stack via less min area = add metal stub
Stack via less min area cost = 0
Library options:
Poly pin access = auto
DRC distance = diagonal
Same net notch = ignore
Fat wire check = merge then check
Fat wire merge = preroute and signal
Treat fat blockage as = fat wire
wire contact end-of-line = ignore

MS 将set_route_zrt_common_options 中的post_detail_route_redundant_via_insertion设成off就可以了

另, 三楼的report命令应该用report_route_zrt_common_options才对,
因为是在Zroute模式下.

上一篇:ICC CTS 的问题
下一篇:set_min_capacitance

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top