微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > 反标SDF文件时报错# ** Error: (vsim-SDF-3251)

反标SDF文件时报错# ** Error: (vsim-SDF-3251)

时间:10-02 整理:3721RD 点击:
后仿反标SDF文件时报错# ** Error: (vsim-SDF-3251) CHIP_max.sdf(221001): Failed to find port '/test/CHIP/chip/Rs4/\O[7] '.
其中Rs4是sram,正常情况下端口应该是/test/CHIP/chip/Rs4/O[7]啊,怎么多了\?
sdf文件中定义的延时是
(CELL
(CELLTYPE "RS4_2k")
(INSTANCE chip/Rs4)
(DELAY
(ABSOLUTE
(IOPATH (negedge CEB) O\[7\] (5.207::5.207))
(IOPATH (negedge CEB) O\[6\] (5.217::5.217))
(IOPATH (negedge CEB) O\[5\] (5.206::5.206))
(IOPATH (negedge CEB) O\[4\] (5.221::5.221))
(IOPATH (negedge CEB) O\[3\] (5.220::5.220))
(IOPATH (negedge CEB) O\[2\] (5.208::5.208))
(IOPATH (negedge CEB) O\[1\] (5.212::5.212))
(IOPATH (negedge CEB) O\[0\] (5.207::5.207))
(IOPATH OEB O\[7\] () () (1.191::1.191) (1.208::1.208) (1.191::1.191) (1.208::1.208))
(IOPATH OEB O\[6\] () () (1.191::1.191) (1.217::1.217) (1.191::1.191) (1.217::1.217))
(IOPATH OEB O\[5\] () () (1.191::1.191) (1.206::1.206) (1.191::1.191) (1.206::1.206))
(IOPATH OEB O\[4\] () () (1.191::1.191) (1.221::1.221) (1.191::1.191) (1.221::1.221))
(IOPATH OEB O\[3\] () () (1.191::1.191) (1.220::1.220) (1.191::1.191) (1.220::1.220))
(IOPATH OEB O\[2\] () () (1.191::1.191) (1.208::1.208) (1.191::1.191) (1.208::1.208))
(IOPATH OEB O\[1\] () () (1.191::1.191) (1.212::1.212) (1.191::1.191) (1.212::1.212))
(IOPATH OEB O\[0\] () () (1.191::1.191) (1.207::1.207) (1.191::1.191) (1.207::1.207))
)
)
(TIMINGCHECK
(WIDTH (posedge CEB) (0.515::0.515))
(WIDTH (negedge CEB) (0.721::0.721))
(PERIOD CEB (6.853::6.853))
(SETUP CSB (negedge CEB) (0.824::0.824))
(SETUP WEB (negedge CEB) (-0.985::-0.985))
(SETUP A\[8\] (negedge CEB) (0.000::0.000))
(SETUP A\[7\] (negedge CEB) (0.000::0.000))
(SETUP A\[6\] (negedge CEB) (0.000::0.000))
(SETUP A\[5\] (negedge CEB) (0.000::0.000))
(SETUP A\[4\] (negedge CEB) (0.000::0.000))
(SETUP A\[3\] (negedge CEB) (0.000::0.000))
(SETUP A\[2\] (negedge CEB) (0.000::0.000))
(SETUP A\[1\] (negedge CEB) (0.000::0.000))
(SETUP A\[0\] (negedge CEB) (0.000::0.000))
(SETUP I\[7\] (negedge CEB) (-1.559::-1.559))
(SETUP I\[6\] (negedge CEB) (-1.559::-1.559))
(SETUP I\[5\] (negedge CEB) (-1.559::-1.559))
(SETUP I\[4\] (negedge CEB) (-1.559::-1.559))
(SETUP I\[3\] (negedge CEB) (-1.559::-1.559))
(SETUP I\[2\] (negedge CEB) (-1.559::-1.559))
(SETUP I\[1\] (negedge CEB) (-1.559::-1.559))
(SETUP I\[0\] (negedge CEB) (-1.559::-1.559))
(HOLD CSB (negedge CEB) (0.000::0.000))
(HOLD WEB (negedge CEB) (5.867::5.867))
(HOLD A\[8\] (negedge CEB) (1.323::1.323))
(HOLD A\[7\] (negedge CEB) (1.323::1.323))
(HOLD A\[6\] (negedge CEB) (1.323::1.323))
(HOLD A\[5\] (negedge CEB) (1.323::1.323))
(HOLD A\[4\] (negedge CEB) (1.323::1.323))
(HOLD A\[3\] (negedge CEB) (1.323::1.323))
(HOLD A\[2\] (negedge CEB) (1.323::1.323))
(HOLD A\[1\] (negedge CEB) (1.323::1.323))
(HOLD A\[0\] (negedge CEB) (1.323::1.323))
(HOLD I\[7\] (negedge CEB) (5.867::5.867))
(HOLD I\[6\] (negedge CEB) (5.867::5.867))
(HOLD I\[5\] (negedge CEB) (5.867::5.867))
(HOLD I\[4\] (negedge CEB) (5.867::5.867))
(HOLD I\[3\] (negedge CEB) (5.867::5.867))
(HOLD I\[2\] (negedge CEB) (5.867::5.867))
(HOLD I\[1\] (negedge CEB) (5.867::5.867))
(HOLD I\[0\] (negedge CEB) (5.867::5.867))
)
是名字格式的错误吗?

看你DC后的网标里面有没有\

如果是用primetime导出的sdf,write_sdf后面加上选项 -context verilog

dc 出verilog 有没有 change_names -rules veriog -hier ?

我也出现了同样的问题,是在Astro中导出的,也不知道怎么改!

实在不行 用perl吧, 写个脚本, 把\ 去掉,

谢谢大家!用了3楼的方法,这个问题解决了

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top