微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > 微电子学习交流 > 后端@新加坡

后端@新加坡

时间:12-12 整理:3721RD 点击:
后端@新加坡 简历发 boss@hi-talent.com        
?    wanted Staff/Principal Physical design engineer who is willing to relocate to Singapore
?    Experience are 10years experience, good attitude and TOP level integration experience
Skills:
- Physical designs of complex IC’s in advanced process (.ie 28nm,
16nm) from Netlist to GDS
- Possess knowledge and track record in Taped out
chips advanced CMOS process
- Knowledge and experience in HSIO/Serdes, and
HDL coding, testing advantageous
- Experience with commercial Place and
Route, STA and DSM tools
Attributes:
- Self-motivated team player with the ability to adapt in an
intercultural environment
- Result oriented, organized, good initiative and
ability to communicate effectively with all levels
Duties:
o Physical design from RTL or netlist to GDSII
o Typical tasks include
Logic Rule Checker, Design for Testability, Floorplan, Clock tree generation,
Place and Route, Crosstalk analysis and IR Drop check, Static Timing Analysis
and Test vector conversion.
o Owner of assigned IP and provide consultation
on IP integration.
o Work on 16nm or newer processes and design
methodologies.
o Provide technical project management and regular updates to
customers.
Other Comments
Best Regards
Jane.Jin 金娟
Principal Consultant & General Manager @ Hi-Talent Consulting Co.,Ltd.
上海芯得企业管理咨询有限公司
上海芯相会企业管理咨询有限公司
Mob:            18502155252
Office Tel:  +86-021-31270856
E-Mail:          Jane-Jin@hi-talent.com
微信:         xinde_jane
QQ:             1600548210
Weibo:          http://weibo.com/u/1716864892

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top