微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > 微电子学习交流 > Mentor Graphics Application Engineer –DFM/DRC

Mentor Graphics Application Engineer –DFM/DRC

时间:12-12 整理:3721RD 点击:
Job Title: Application Engineer –DFM/DRC
Major Responsibilities:
We are looking for additions to our AE team for the Calibre DFM/DRC Tools to
support our rapid growth. The role of a DFM/DRC AE at Mentor involves
supporting DFM/DRC technology deployment at leading edge foundries. The
DFM/DRC AE position provides an extraordinary opportunity to help define and
support the development of enabling DFM/DRC capabilities for next
generation. The AE role responsibilities include providing in-depth
technical support and training to our customers, defining and characterizing
new capabilities, supporting research partnerships, and working closely with
factory to communicate the value and benefits of new features and
capabilities.

Job Items
1.            Work with the semiconductor industry’s leading firms by
leveraging your IC design and process experience.
2.            Work closely with the customers to address their needs
utilizing the Calibre DFM (Design for Manufacture) product line of design
to-silicon software products & services.
3.            Work closely with the customers to address their needs
utilizing the Calibre DRC product line of design to-silicon software
products & services.
4.            Deliver and conduct technical presentations, demo and
training.
5.            Provide evaluation and benchmark support, and support initial
customer deployment including process model building, DFM rule file
scripting.
6.            Knowledgeable to identity bottlenecks and work around.
7.            Establish close relationship with customers to help facilitate
achieving sales objectives and to provide ongoing services.
Basic Requirement
1.            Candidates for this position should have a strong interest in
supporting enabling software technology for DFM/DRC.
2.            BSEE, MSEE, CSEE or MS MicroE, Physics or Physical Chemistry
required.
3.            Minimum 2+ yr experience in IC physical verification or
process development, such as:
ú Experience in foundry process (Lithography or CMP) development.
ú Strong scripting skills in CAD environments, such as Perl, Tcl/Tk
ú Familiar with Calibre Design Rules Checks (DRC) rule writing and Standard
Verification Rule Format (SVRF) rule languages.
ú AE experience or CAD experience in physical verification
4.            Candidates should have a working familiarity of Unix and Linux
OS.
5.            Strong customer interaction skills
6.            A team player as well as independent worker
Working Location
Shanghai - China
To apply for this position, please email your resume to
Yu_Zhu@mentor.com

阿杜呢?

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top