微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > 微电子学习交流 > AMD上海本部门新出一个职位,有意的请给我信息

AMD上海本部门新出一个职位,有意的请给我信息

时间:12-12 整理:3721RD 点击:
Sr. /MTS/SMTS Engineer for Front-End integration
Job Location: Shanghai
Responsibility:
o    Develop RTL code for macro blocks in Verilog HDL and make sure functional correct.
o    Integrate functional IPs into SoC per architectural requirement.
o    Synthesis and deliver qualified netlist, cowork with PD to settle chip floorplan
o    IP DV testbench and infrastructure development and maintenance
o    Create and execute IP testplan, implement directed and random test cases in C++/SV, as well as checkers and assertions

Requirement:
o    Major in EE, CS or related, Master Degree with 5+ years or Bachelor with 8+ years working experiences in ASIC Company.
o    Familiar with one or more ASIC flows (logic synthesis, formality check, encounter/ICC, etc) and usage of related EDA tools.
o    Familiar with script languages((Makefile, cshell, tcl, perl, etc.) in unix/linux is a big plus
o    Familiar with IO analog macro knowledge is a plus
o    DV work  experience is a must
o    Good problem solving and communication skills
o    Good written and spoken English.
o    Good communication skills and be able to work both independently and in a team.
  

what's the difference between yours and the following position: ?

Sr. /MTS/SMTS Engineer for Front-End integration
Job Location: Shanghai
Responsibility:
o Integrate functional IPs into SoC per architectural requirement.
o Develop RTL code for macro blocks in Verilog HDL and make sure functional correct and reusable for different configuration.
o Participate in making functional/technology based chip targets in timing, area, power. Develop timing constraint, power intent spec accordingly.
o Synthesis and deliver qualified netlist, cowork with PD to settle chip floorplan and achieve timing closure.
Requirement:
o Major in EE, CS or related, Master Degree with 5+ years or Bachelor with 8+ years working experiences in ASIC Company.
o familiar with one or more ASIC flows (logic synthesis, STA, formality check, Design for Power ) and usage of related EDA tools.
o Familiar with script languages((tcl, perl etc.) in unix/linux.
o Good written and spoken English.
o Good communication skills and be able to work both independently and in a team.

1 这是我部门的,你贴的我不清楚
2 我这个有对 verification的要求  
  

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top