Synopsys Job Open (update)

#--------------------------------------------------------
2 roles at Shanghai  1 at Beijing 1 at Suzhou
#--------------------------------------------------------
If you are interested with these job positions, please send your resume/CV to
noagain#hotmail.com, with  your preferred title/role.
Thank you for your time and patience.
#--------------------------------------------------------
Support Ctr Engineer
#--------------------------------------------------------
Shanghai Backend
>= 10K
Job Description and Requirements Job Responsibilities: Responsible for timely identification and resolution of customer issues with little guidance. Apply and communicate to the global customers independently. Works directly with customers gaining full understanding of their issues; helping them to resolve their critical technical issues with Synopsys solutions or successfully driving those issues to create complete customer satisfaction through interfacing with other Application Consultants, Corporate Application Engineers or R& D Engineers. Proactively contribute and communicate to the corporation in the areas of tool improvement and leveraged support. Presents product-specific technical trainings to the customers. Demonstrates the ability to handle normal workload and manage typical volume of customer issues.  
Job Requirements:
BS in EE with 3+ years or Master in EE with relevant experiences. Hands-on experiences in back-end tools and flow of IC back-end design; basic skills of logic design, synthesis & optimization and static timing analysis using commercial EDA tools. It is essential that the individual possess excellent customer interface and communication skills.  
#--------------------------------------------------------
Support Ctr Engineer
#--------------------------------------------------------
Shanghai Verification
>=10K
JD
The same as 1st one.
Job Requirements:
BS in EE with 2+ years or Master in EE with relevant experiences. Hands-on experiences in verification methodology and skills; familiar with verilog tb design and generation; basic skills of logic design, synthesis & optimization and satic timing analysis using commercial EDA tools is a plus. It is essential that the individual possess excellent customer interface and communication skills.
#--------------------------------------------------------
Design Consultant, Sr I
#--------------------------------------------------------
Beijing  Frontend & DFT
>= 14K
JD & Job Responsibilities:
Synopsys Professional Service concentrates on SOC/ASIC design service and design methodology consulting for domestic and international customers. The working areas typically include SOC/ASIC design and implementation from specification through generation and delivery of GDSII to foundry ready for mask making. Our Senior Design Consultant plays a critical role in many aspects of this process, including design specification, project planning, silicon technology evaluation and selection, and front-end design project execution (RTL quality assessment, library quality assessment, top level and block creation, logical/physical synthesis, timing/power/DFT/SI closure, STA, equivalence check, Signal Integrity avoidance, analysis and repair, and function verification). He/She works on Synopsys office or customer site and interacts regularly with customers to provide technical leadership, implementation and knowledge transfer on front-end implementation tasks' methodology as defined by Synopsys and the customer. He/She provides feedback on technical issues and provides suggestions for improvements on front-end implementation methodology. He/She needs to travel domestically or internationally to other Synopsys and customer sites for training, team meetings as well as on-site customer delivery work.  

Job Requirements:
Must have BS degree with 5+ years of hands-on IC design experience, MS with 3+ years of applicable IC design experience, or related Ph.D. with 1+ year of applicable IC design experience, particularly involving top level and block RTL creation, RTL quality assessment, library quality assessment, logical/physical synthesis, timing closure, STA, equivalence check, and function verification. Knowledge and experience of chip's front-end implementation work is required. Knowledge of Synopsys tools is an advantage. Experience with design planning and/or back-end implementation would also be an advantage. Essential that the individual demonstrates strong communication, project management and customer relationship skills. Good English, both written and spoken, is required. Ability to work proactively at customer site, with remote support from Synopsys other team members. Able to travel occasionally for short periods of time, and occasionally work on-site at customer premises as required.

R&D Engineer, II
Suzhou
>= 10K
Job Description
responsible for:
Functional modeling in Matlab/Verilog of Audio, Video and/or Data Conversion circuits and systems for seamless end-to-end system level verification.
Specifying, designing, developing, troubleshooting or debugging digital circuits and systems for Mixed-Signal Integrated Circuits (ICs)for Audio, Video and/or Data Conversion systems;
Requirements:
Must have a strong background in Digital Signal Processing and algorithms;
Knowhow and experience on DSP algorithms implementation with HDL Languages and/or Matlab;
Digital Control techniques and System Validation in HDL Languages (preferably Verilog) is a plus;
Experience in the Conception and Implementation of Digital Circuits and Systems using commercial CAD tools for ASIC or FPGA is a plus;
Has strong desires to learn and explore new technologies and demonstrates good analysis and problem-solving skills;
PhD/Masters degree in Digital Signal Processing area is desirable;
Good English skills to work in an English language environment.
※ 来源:·水木社区 newsmth.net·[FROM: 203.192.177]