微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 提示封装出错!(CIS)

提示封装出错!(CIS)

时间:10-02 整理:3721RD 点击:

请问出现如下的错误是为什么呢?我把封装也改了,就是不对!

Spawning... "F:\Cadence\SPB_15.5\tools\capture\pstswp.exe" -pst -d "F:\My Moca Project\CPE\Project\CIS\cpe.dsn" -n "F:\My Moca Project\CPE\Project\CIS\allegro" -c "F:\Cadence\SPB_15.5\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"
#1 Warning [ALG0016] Part Name "JACK, HFJ11-2450E, RJ45+MAG_0_RJ-45_J" is renamed to "JACK, HFJ11-2450E, RJ45+MAG_0_R".
#2 Warning [ALG0016] Part Name "SWPUSHNO_0_SW/PB/R/A/EVQPF_EVQ-PF206K" is renamed to "SWPUSHNO_0_SW/PB/R/A/EVQPF_EVQ-".
#3 Warning [ALG0016] Part Name "XFMR/TCML1-19_XFMR/TCML1-19_TRANSFORMER" is renamed to "XFMR/TCML1-19_XFMR/TCML1-19_TRA".
#4 Warning [ALG0016] Part Name "UPG2030TB_MINIMOLD6_UPG2030TK-E2" is renamed to "UPG2030TB_MINIMOLD6_UPG2030TK-E".
#5 Warning [ALG0016] Part Name "MOS N DUAL_1_SOT363/S1G1D2S2G2D1_XISTOR N-CHAN" is renamed to "MOS N DUAL_1_SOT363/S1G1D2S2G2D".

请大家解答一下!不盛感激!

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top