微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 关于netlist的导入和library的导出

关于netlist的导入和library的导出

时间:10-02 整理:3721RD 点击:

我将一个画好的PCB的netlist和library导出后,在重新创建一PCB后将先前导出的netlist导入后(库的路径以设置好),看不到元件,Log File显示信息如下:盼高手能告诉解决方法,这里先行谢过!

(NETLIST)
(FOR DRAWING: E:\allegrodatasheet\HGP-H269\gerberfinal\hgp-h269-061202gbf.brd)
(GENERATED BY: ALLEGRO 15.2 p003 (v15-2-51C))
                                            ^
WARNING: Non-comment line preceding first keyword will be ignored.
-------------------------------------------------------------------------------
(Wed Feb 28 20:42:04 2007)
$PACKAGES
1N5819 ! 1N5819 ! 1N5819 ; D2 D5 D6 D7
                          ^
WARNING: Replacing 'VALUE' value 'DOIDE' with '1N5819'.
-------------------------------------------------------------------------------
1N5819 ! 1N5819 ! DOIDE ; D1 D3 D4
3216 ! 3216 ! 10uF ; C15 C16 C17 C18 C19 C43 C48 C55 C57 C89 C90 C91 C117 ,
        C118 C119 C120 C121 C122 C123 C146 C147
3216 ! 3216 ! '4.7uF' ; C132 C133
                       ^
WARNING: Replacing 'VALUE' value '10uF' with '4.7uF'..........................................................

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top