微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 一个怪问题

一个怪问题

时间:10-02 整理:3721RD 点击:

我在把cadence cis 画的网络表导入allegro中报错如下

  adence Design Systems, Inc. netrev 15.2 Fri Mar 10 15:26:37 2006
(C) Copyright 2002 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS NEVER;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'D:\WORK\CADENCE\TEXT';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'D:\work\cadence\text\textpcb2.brd';
NEW_BOARD_NAME 'D:\work\cadence\text\textpcb2.brd';

CmdLine: netrev -$ -5 -i D:\WORK\CADENCE\TEXT -y 3 D:\WORK\CADENCE\TEXT\#Taaaaaa01380.tmp

------ Preparing to read pst files ------

Starting to read D:/WORK/CADENCE/TEXT/pstchip.dat
   Finished reading D:/WORK/CADENCE/TEXT/pstchip.dat (00:00:00.03)
Starting to read D:/WORK/CADENCE/TEXT/pstxprt.dat
   Finished reading D:/WORK/CADENCE/TEXT/pstxprt.dat (00:00:00.00)
Starting to read D:/WORK/CADENCE/TEXT/pstxnet.dat
#1   ERROR(40) Object not found in database
     Pin number 'L9' not found in database
     In line 625
     File name : 'D:/WORK/CADENCE/TEXT/pstxnet.dat'
     Please save all files and contact Cadence

#2   ERROR(102) Run stopped because errors were detected

netrev run on Mar 10 15:26:37 2006
   DESIGN NAME : 'DESIGN1'
   PACKAGING ON Apr  6 2004 19:58:38

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  2 errors detected
 No oversight detected
 No warning detected

cpu time      0:00:07
elapsed time  0:00:00

可是我查过了,在封装库中和,cadence  cis的库中L9均存在啊,

不知道各位有没有遇到类似的情况,请指点指点,谢谢

DEVICE看过没有呢?

DEVICE做什么的啊,在那里看啊

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top