Why the CMSO switch has poor linearity when it is turned off

NMOS switch,

OIP3 = 40dBm when it is on.
OIP3 = 28dBm when it is off.

I guess the parasitic cap, Cgd, Cgs is contributing to the nonlinearity. But why is it so bad? Is it something related to the low breakdown voltage?

Thanks