impedance balance -patent
Can someone provide some pointers on, if possible, to measure the impedance of the balance port of a balun chip with a 2-port network analyzer? Thanks.
Basically, you can connect another (auxilary) balun to the VNA and perform a calibration at it's balanced side (using a suitable termination resistor). There may be a considerable error due to the limited common mode rejection of the aux balun. Also the results for the D.U.T possibly depend on the actual common mode termination. This would mean, that the D.U.T can't be characterized completely by a single differential impedance.
FvM,
Thanks for the reply. However, I am not very clear what you are suggesting. In some of app notes that I have found shows (1) insertion loss measurement with two baluns with the balanced ports connected together and the unbalanced port of each balun going to the VNA, and (2) Return loss mesaurement with the one balun with unbalanced port going to the VNA and a resistor across the balanced ports.
I know that the unbalanced port is 50ohms, but I do not any of the characteristics of the balanced port. . Thanks.
impedance balance patent 相关文章:
- Output Impedance Of a Triple cascode
- How to make image impedance equal
- Input and output impedance matching in Distributed amplifier
- Characteristic impedance of combination of CPWG and stripline on inner layers
- Problem of impedance matching of Gilbert cell mixer
- Input impedance of transmission lines connected in cascade
