微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > RFPA : drain to source breakdown voltage

RFPA : drain to source breakdown voltage

时间:04-07 整理:3721RD 点击:
Hi All,

Does anyone use Chatered 65nm process, CH65LPe ?
I couldn't find the drain to source breakdown voltage for I/O FET.

The highest nominal Vdd is 2.5V. Burn in is around 3.8. But for PA design, the maximum drain to source voltage is above 2 times Vdd.

Please help.

Best Regards,
whLinfei

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top