微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > What is the difference between BVDSS and BVDS

What is the difference between BVDSS and BVDS

时间:04-04 整理:3721RD 点击:
Hi, Which is Drain to source breakdown voltage and substrate breakdown voltage. Can you aslo elaborate what they are exactly.
Thanks

You're surely asking about the model parameter syntax of a specific tool. What is it?

I know, in general, BVDS means drain to source breakdown voltage and I wanted to know how substrate breakdown voltage is represented. While I was in search of that I came across BVDSS, which I don't know about.

The last letter of Semiconductor syntax indicates the condition of the third terminal. Which in this case is the gate and is Shorted

Thanks. How is substrate breakdown voltage is denoted, any short form? I am looking for its value in the PDK but I find it nowhere.

That would be something like BVdb_ but this is often not
specified separately (especially if the foundry knows that
lateral punchthrough or hot carrier reliability degradation
happens well below D-B breakdown, which would be a
normal device-design-to expectation (why would you let
the isolation junction be the weak link in process construction?).

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top