Amba axi conflcit by accessing a bus

Hi all,

I am a bit stuck by understanding how the bus access conflict is solved by AMBA AXI. I mean if 2 masters want to write on the same slave. Which module should, the bus module ore the slave, notify that the salve is yet served from master1 and is not available for a new access from master 2.

thanks for any helps