微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 电磁仿真讨论 > High Frequency Resistor Modeling

High Frequency Resistor Modeling

时间:03-25 整理:3721RD 点击:
Hello,

I am attempting to model a resistor for use in a high frequency design (over 50GHz) in Bipolar.

Can I "EM Simulate" this or should I just do Z parameter extraction in a simulator to get a T model for the structure.

I want to make sure it is not adding capacitance to my design and I am not sure I fully trust the PDK over 50GHz.

What can I do ?

Thank you.

I would trust the PDK Model more than EM, because the EM stackup between Poly layer and substrate might not be accurate enough. Or at least check it against capacitance to substrate from the process spec.

Often, the EM stackup is designed for simulation of the "upper" metal layers and simplified down at the Poly layer. If you use it, check it carefully.

You should give some thought to which parasitic capacitances
should be put inside the RF macromodel, and which should be
left to the higher level netlist. This means understanding the
big-picture extraction scheme and the "to where?" for the
capacitances that resistor PCell layout features creates. You
don't want to be double-counting endcap C or neglect it,
either. May need to do a couple of adjunct EM simulations,
like one without the resistor body but including sensible
interconnect, and one with just the resistor body. And
what about over-routes? What will you assume? What will
the higher level layout extraction do?

Dick_FreeBird,

Thanks.

RC Extraction, it is my understanding, won't capture require parasitic inductive effects after about 35 GHz, so then it would be necessary for me to do EM simulation then on the interconnect connecting the resistors and also the vias/interconnect of the resistor - but not the body of the resistor.

I think making the EM simulations of the interconnect scalable would be a good approach then I can just add interconnect when I need it and see the effects.

One example of a potential problem area would be in Bipolar, especially at the emitter of the transistor I would have to make sure there was sufficient modeling of the capacitance there, as it could cause oscillation with capacitance at the emitter reflected back to the base.

Does this approach make sense ?

Thank you.

Should I do a Parasitic Extraction of it instead ?

上一篇:Matching Impedance in ADS
下一篇:最后一页

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top