微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC验证交流 > VCS仿真UVM报错求解

VCS仿真UVM报错求解

时间:10-02 整理:3721RD 点击:
_vcsobj_1_1.o: In function `N_VCSgd_vcs_paramcrepository_B61KJd_1':
(.text+0x76): undefined reference to `folder/simv"'
_vcsobj_1_1.o: In function `N_VCSgd_std_1':
(.text+0x232546): undefined reference to `folder/simv"'
_vcsobj_1_1.o: In function `N_VCSgd_uvm_pkg_R4kEp_1':
(.text+0x23323e): undefined reference to `folder/simv"'
_vcsobj_1_1.o: In function `N_VCSgd_apb_if_hMPcAb_1':
(.text+0x326966): undefined reference to `folder/simv"'
_vcsobj_1_1.o: In function `N_VCSgd_uart_if_mD8AP_1':
(.text+0x326d2a): undefined reference to `folder/simv"'
_vcsobj_1_1.o.text+0x32705a): more undefined references to `folder/simv"' follow
collect2: ld returned 1 exit status
make: *** [product_timestamp] Error 1
Make exited with status 2

log贴完整了么?

贴完了啊

呵呵,这明显不够呀。

没有编译过

谢谢分享

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top