微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > 求助,starRC提的spef文件问题

求助,starRC提的spef文件问题

时间:10-02 整理:3721RD 点击:

想请教一下各位牛人,我用starRC抽取RC参数生成spef网表,目前网表里的问题是有ln_前缀的net名,导致后续Primetime无法读取文件做时序分析,造成的原因查询到时因为版图里的net没有通过LVS验证或者在nxf文件里没有该net,因此starrc会以ln_的形式表示出来(可是gds是通过了LVS验证的,没有问题。),想问一下怎么消掉这个ln_?谢谢。

你starrc flow怎么用的, star.cmd帖出来看看, flow有问题

我是用lef/def flow提参数,提示这样的。

Map Layers:Mon Sep 15 10:45:51 2014
NOT RUNNING Layers!Using previous results.
Previous Layers Elp=00:00:00 Cpu=00:00:00 Usr=0.3 Sys=0.0 Mem=97.5
Done
Create Models:Mon Sep 15 10:45:54 2014
NOT RUNNING Models!Using previous results.
Previous Models Elp=00:00:00 Cpu=00:00:00 Usr=0.0 Sys=0.0 Mem=55.7
Done
Build HN:Mon Sep 15 10:45:57 2014
NOT RUNNING HN!Using previous results.
Previous HN Elp=00:00:00 Cpu=00:00:00 Usr=0.2 Sys=0.0 Mem=78.3
Done
Process Cells:Mon Sep 15 10:45:57 2014
NOT RUNNING Cells!Using previous results.
Previous Cells Elp=00:00:00 Cpu=00:00:00 Usr=0.3 Sys=0.0 Mem=57.3
Done
Translate DB:Mon Sep 15 10:45:57 2014
NOT RUNNING Translate!Using previous results.
Previous Translate Elp=00:00:00 Cpu=00:00:00 Usr=0.2 Sys=0.0 Mem=76.4
Done
Netlist Setup:Mon Sep 15 10:45:57 2014
NOT RUNNING NetlistSetup!Using previous results.
Previous NetlistSetup Elp=00:00:00 Cpu=00:00:00 Usr=0.0 Sys=0.0 Mem=55.7
Done
xTract DB:Mon Sep 15 10:46:00 2014
NOT RUNNING xTract!Using previous results.
Previous xTract Elp=00:00:18 Cpu=00:00:17 Usr=17.6 Sys=0.1 Mem=206.6
Done
xTract Post Process DB:Mon Sep 15 10:46:03 2014
NOT RUNNING xTractPP!Using previous results.
Previous xTractPP Elp=00:00:00 Cpu=00:00:00 Usr=0.0 Sys=0.0 Mem=37.5
Done
Netlist DB:Mon Sep 15 10:46:06 2014
NOT RUNNING Netlist!Using previous results.
Previous Netlist Elp=00:00:00 Cpu=00:00:00 Usr=0.1 Sys=0.0 Mem=60.4
Done


DoneElp=00:00:00 Cpu=00:00:00 Usr=0.0Sys=0.0Mem=0.0
End Time: Mon Sep 15 10:46:12 2014

* TechReportLEF_FILE: /home/RCXT/tcbnbwp12thvt10lm7X2ZRDL.lef(库lef,tech lef&macro lef)
TOP_DEF_FILE: /home/RCXT/tx.def(encounter吐出来)
BUS_BIT: []
TCAD_GRD_FILE: /home/RCXT/starrcxt.nxtgrd
MAPPING_FILE: /home/RCXT/xt.mapping
EXTRACTION: RC
TARGET_ANALYSIS: NONE
COUPLE_TO_GROUND: YES
COUPLING_MULTIPLIER: 1
LEF_USE_OBS: YES
NETLIST_FORMAT: SPEF
COUPLING_ABS_THRESHOLD: 3e-15
COUPLING_REL_THRESHOLD: 0.03
COUPLING_AVG_THRESHOLD:
COUPLING_THRESHOLD_OPERATION: AND
COUPLING_REPORT_NUMBER: 1000

没看出什么致命问题,couple_to_ground 应该选no吧,
pt啥error, 觉得还是网表,spef对不上,

之前用CCI flow做的,问题很多,发现这个不行。换了提取流程。
======================================
提出来了。删掉多余金属层就行了。

用普通flow吧,CCI是给gds level用的,

小编您好,请教下您关于starc的问题。
我的flow
* TechReport

BLOCK: trng101_0727
MILKYWAY_DATABASE: /home/shyw/ring_trng_0722/icc/pr/TRNG_0726.mw
BUS_BIT: []
MAPPING_FILE: /home/shyw/ring_trng_0722/starrc/StarRC_013G_1P6M_5Ic_1TMc_ALPA_MIM1fF_V2.6_0P/SNPS_flow/StarRC_013G_1P6M_5Ic_1TMc_ALPA_MIM_cell.map
TCAD_GRD_FILE: /home/shyw/ring_trng_0722/starrc/StarRC_013G_1P6M_5Ic_1TMc_ALPA_MIM1fF_V2.6_0P/NXTGRD/StarRC_013G_1P6M_5Ic_1TMc_ALPA_MIM1fF_CMAX.nxtgrd
COUPLE_TO_GROUND: NO
STAR_DIRECTORY: star_max
REMOVE_FLOATING_NETS: YES
POWER_PORTS: VDD VSS
SKIP_CELLS: *
NETLIST_FILE: trng101_0727_max.spef
NETLIST_FORMAT: SPEF

我的错误:
incorrect. (SX-2402)
WARNING: Logical pin port "'Ready'" in BLOCK is not placed in the layout.
Creating a virtual PIO geometry. Placement for this pin in parasitic netlist might be
incorrect. (SX-2402)
WARNING: Logical pin port "'Bit_Out'" in BLOCK is not placed in the layout.
Creating a virtual PIO geometry. Placement for this pin in parasitic netlist might be
incorrect. (SX-2402)
WARNING: Logical pin port "'count_calc0'" in BLOCK is not placed in the layout.
Creating a virtual PIO geometry. Placement for this pin in parasitic netlist might be
incorrect. (SX-2402)
ERROR: 'Dimension of or spacing between layout points is too large; subtraction overflow. Polygon
-2146953449 0 -2146953445 4 last left 1194375 last bottom -2146953649 (all units are
nanometers)' (SX-2720)
ERROR: Process Cells Failed (see file 'cells.sum') (SX-0255)

你这个ERROR解决了吗

我已经弃疗了



你们是盗版工具吗?

嗯呗。哪有正版而言啊 目前是干别的啦。等我再跑一个代码再提取下看看是啥原因。

应该是盗版license原因,有大小限制,改用DEF/LEF吧

还有这说倒。居然盗版不行 我记得都可以的啊。

反正milkyway的流程怎么都不行

要想StarRC提出的SPEF中包含耦合电容的信息,.cmd文件中需要怎么设置?诸如couple_to_ground等的设置是什么?

同样的问题,不知道怎么解决。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top