微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > synopsys ICC usage

synopsys ICC usage

时间:10-02 整理:3721RD 点击:
I am new for IC compiler, I could open my design in PartitionEditorWindow, and got layoutWindow like this screen capture:
but when I tried floorPlan
I got this error:
create_floorplan -core_aspect_ratio 1.6 -start_first_row -flip_first_row -left_io2core 0.5 -bottom_io2core 0.5 -right_io2core 0.5 -top_io2core 0.5
Fail to run Floorplanner due to failing to get unit's CellId!
Error: Planner run through unsuccessful.(APLUI-102)
0

Please help

Maybe you need a command like this:set_fp_options -unit_tile_name XXX.Please check your documents and maybe you can find the answer.

thank you for respondingsomehow my man page did not see "set_fp_options"

oh,maybe now it is the new one "set_fp_strategy"

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top