微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > Twin-well 和Triple-well指的是什么?

Twin-well 和Triple-well指的是什么?

时间:10-02 整理:3721RD 点击:

有的工艺上说到Twin-well 和Triple-well。它们指的是什么?不同电压的阱,还是用了不同的layer?

双井不用解释了吧, 三井是不是加上Deep Nwell?

the twin well process is the process that contain 2 wells N and P.
the tripple well process that contain another well implemented in the wells.
like u have N well , implement a P well in it .
it is usually used for RF circuits to achieve good isolation.
for the tripple well process, Deep N-well was the third, usually. it can isolate p-well from P-
substrate, so the p-well would not be tied to ground, it can be any potential. this is very useful for some circuits.
for example, in the flash circuit, the tripple well process is must, because some circuits operate in the negative potential.

呵呵,解释的很详细呀

In general MOS devices have 4 terminals D G S B.
B terminal [Bulk/Substrate] has an important role in MOS functionality. From the back-side of a MOS the substrate potential can affect the channel characteristics - it resembles very similar functionality of a Gate terminal of a FET [not a MOSFET but, a Field Effect Transistor], it is called back-gate. You want finer control of the back-gate - go get a triple-well MOS.
We call them isolated-MOS too - the reason being - electrically isolating the bulk node from global substrates.
Although it is not mandatory to keep Source & Substrate connection of a MOS be shorted together, there are design requirements, where the S,B needs to be locally shorted - please note, I did not mention yet - S,B shorted to VDD or GND. Keep it at whatever different potential from global VDD/VSS you need a triple-well process.
Triple well further reduces signal and noise coupling to and from substrate [OK, same as noise isolation].
Triple well might help addressing different potential requirements at IO ESD regions.
Well, somewhere I might have read something about virtual power switching [power-gating] using back-gate [not sure].
All such things are possible by using triple well structures.
-http://www.edaboard.com/thread137886.html



简单来说,triple-well基本上是出于isolate考虑。

c

ibm工艺喜欢叫triple nwell ,

Thanks for the deeply description

五樓的內容是哪一本書的啊?

很详细昨晚刚有人问我3Q

学习了

说得好,顶

解释的非常详细,非常感谢啊,非常谢谢

说的非常在理,我静静的看着你们的聊天,我就觉得进步挺大的,谢谢大家的积极讨论 ,

恩,看着讨论,进步就挺大的

受教了,厉害!

受教了,厉害!

good good

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top