微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > PT里面能单独报出max_transition and max_capacitance violation吗?

PT里面能单独报出max_transition and max_capacitance violation吗?

时间:10-02 整理:3721RD 点击:

一般在每一条的timing path里面都能报出transition time andcapacitance的大小,但PT能不能像soce那样报出max_tran和max_cap的违反?
下面是soce的report summary,还有单独的max_tran和max_cap的report
+----------------+-------------------------------+------------------+
||Real|Total|
|DRVs+------------------+------------+------------------|
||Nr nets(terms)| Worst Vio|Nr nets(terms)|
+----------------+------------------+------------+------------------+
|max_cap|41 (41)|-0.279|57 (57)|
|max_tran|42 (249)|-5.591|75 (356)|
|max_fanout|4 (4)|-48|13 (13)|
+----------------+------------------+------------+------------------+

已经解决,用report_constraint -all_violators

report_constraint -all_violators -max_transition

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top