微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > ICC布线完成后 一加DECAP 就崩掉!

ICC布线完成后 一加DECAP 就崩掉!

时间:10-02 整理:3721RD 点击:
诸位老大,
小弟今天遇到一个问题,我在用ICC完成布线后,加DECAP了,ICC在执行一段后,就突然崩掉。每次都崩。给小弟只留下这么下面一串东西:
[Start Removing Filler Cells] Elapsed real time: 0:00:00
[Start Removing Filler Cells] Elapsed cputime: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used0Alloctr0Proc0
[Start Removing Filler Cells] Total (MB): Used62Alloctr64Proc619
Claim '"Zero or negative area rect passed to plyg comp, skipping"' MdrPlyg.cxx 2969
occurred 1 time(s)
Claim '"Zero or negative area rect passed to plyg comp, skipping"' MdrPlyg.cxx 2969
occurred 4 time(s)
Claim '"Zero or negative area rect passed to plyg comp, skipping"' MdrPlyg.cxx 2969
occurred 16 time(s)
Claim '"Zero or negative area rect passed to plyg comp, skipping"' MdrPlyg.cxx 2969
occurred 64 time(s)
Claim '"Zero or negative area rect passed to plyg comp, skipping"' MdrPlyg.cxx 2969
occurred 256 time(s)
Claim '"Zero or negative area rect passed to plyg comp, skipping"' MdrPlyg.cxx 2969
occurred 1024 time(s)
Claim '"Zero or negative area rect passed to plyg comp, skipping"' MdrPlyg.cxx 2969
occurred 4096 time(s)
Partition 5, Fillers with Violations = 51
Partition 6, Fillers with Violations = 124
Partition 7, Fillers with Violations = 114
Partition 8, Fillers with Violations = 100
Claim '"Zero or negative area rect passed to plyg comp, skipping"' MdrPlyg.cxx 2969
occurred 16384 time(s)
Error: Assert 'orgRectDArr[rectIdx]->getPlyg()' MdrPlyg.cxx 2916

非常费解,不知从何处下手!有没哪位高手遇到过此类情况?该咋办?

换个版本试试

确认了问题原因了2008版不行2009版就可以了

http://bbs.eetop.cn/thread-319075-1-1.html

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top