微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > 微电子学习交流 > 秒杀级别的Verification

秒杀级别的Verification

时间:12-12 整理:3721RD 点击:
Logic Verification Engineer@上海 北京 你们懂的
急招想被秒杀的童靴 简历发 offer@hi-talent.net  
is working on cutting-edge Digital and Mixed-signal IP development for HI-TALENT’S CLIENT COMPANY worldwide clients, including High Speed Serial Links, Protocols, Memory Interface, etc. By employing the industry leading tools, state of the art methodology, and innovative semiconductor leading technologies ranging from 32nm to 14nm and beyond, you will be participating in the front-end logic verification or mixed signal verification.
Requirements:
ME/EE/CS or background in related areas.
Research and/or development experience in one or more of the following areas:
Logic verification on the basis of the target system specification
Mixed-signal model verification on advanced technologies
Proficiency in programming and/or scripting languages is a plus
Knowledge on Protocols, High Speed Serdes or DDR is a plus
Experience in one or more of the following application domains, is a plus
High performance computing system, processor, chipset and ASICs
High end communication, networking, mobile and data center applications
Digital signal processing, sensor and Internet of Things
Other emerging IT technology and industry areas
Good English skills, communication skills, and willingness to work with a global team. Skill in other languages is a plus.
Good learning competency, self-motivated, and ability to work in diverse areas in a flexible and dynamic environment.
Best Regards
Jane.Jin 金娟
Principal Consultant & General Manager @ Hi-Talent Consulting Co.,Ltd.
上海芯得企业管理咨询有限公司
上海芯相会企业管理咨询有限公司
Mob:            18502155252
E-Mail:         Jane-Jin@hi-talent.com
微信:       xinde_jane
QQ:             1600548210
Weibo:          http://weibo.com/u/1716864892
webside:     www.hi-talent.cn

intel?

明明是IBM

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top