微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 信号完整性分析 > 信号完整性分析讨论 > 求助:关于hspice网表提取rlgc参数

求助:关于hspice网表提取rlgc参数

时间:10-02 整理:3721RD 点击:

各位大哥,

小弟想用网表提取rlgc参数,看资料上的不大明白,哪位大哥有例子给我学习学习吗?

谢谢

mail:hczzyy@126.com

兄弟们,说说话啊!

Manual

 *给你一个差分的RLGC模型的创建DEMO
 * use ascii only for initial pc hspice release
 *
 .option post = 2
 *diffline.sp : caluclate diff stripline[pcbdiff.rlgc]
 *created by ph_layout@126.com qq:46531766
 *****************************************************
 * material fr-4 w=  s=
 * criss sectuib duagran as fikkiwubg
 *----------------------------------------------------dthickness
 *////////////////////////////////////////////////////dheigth2
 *//////////----dwidth--- dgap ---dwidth----//////////dthickness
 *////////////////////////////////////////////////////dheight1
 *----------------------------------------------------dthickness
 ******************************************************
 .param dheight1=8mil
 .param dheigth2=8mil
 .param dwidth  =5mil
 .param dgap    =9mil
 .param dthickness=1.2mil
 .param dlength=10000mil
 .options probe post
 vimpulse in1 gnd pulse 4.82v 0v 5ns 0.5ns 0.5ns 25ns
 wline in1 in2 gnd out1 out2 gnd fsmodel=dstrip n=2 l=dlength
 .material die dielectric er=4.3 losstangent=0.017
 .material copper metal conductivity=57.6meg
 .shape trace rectangle width=dwidth height=dthickness
 .layerstack stack
 +layer=(copper,dthickness) layer=(die,dheight1) layer=(die,dheigth2) layer=(copper,dthickness)
 .fsoptions opt1 printdata=yes computeg0=yes computegd=yes computer0=yes computers=yes
 .model dstrip w modeltype=fieldsolver
 +layerstack=stack
 +fsoptions=opt1
 +rlgcfile=pcbdiff.rlgc
 +outputformat=rlgcfile
 +conductor=(shape=trace origin=(0mil,'dheight1+dthickness') material=copper type=signal)
 +conductor=(shape=trace origin=('dwidth+dgap','dthickness+dheight1') material=copper type=signal)
 .tran 0.5ns 100ns
 .probe v(out1) v(in1)

谢谢楼上的朋友!论坛里有你这样的朋友真是好啊!

 请问eeda:以下这个程序怎么运行呀?

*给你一个差分的RLGC模型的创建DEMO
 * use ascii only for initial pc hspice release
 *
 .option post = 2
 *diffline.sp : caluclate diff stripline[pcbdiff.rlgc]
 *created by ph_layout@126.com qq:46531766
 *****************************************************
 * material fr-4 w=  s=
 * criss sectuib duagran as fikkiwubg
 *----------------------------------------------------dthickness
 *////////////////////////////////////////////////////dheigth2
 *//////////----dwidth--- dgap ---dwidth----//////////dthickness
 *////////////////////////////////////////////////////dheight1
 *----------------------------------------------------dthickness
 ******************************************************
 .param dheight1=8mil
 .param dheigth2=8mil
 .param dwidth  =5mil
 .param dgap    =9mil
 .param dthickness=1.2mil
 .param dlength=10000mil
 .options probe post
 vimpulse in1 gnd pulse 4.82v 0v 5ns 0.5ns 0.5ns 25ns
 wline in1 in2 gnd out1 out2 gnd fsmodel=dstrip n=2 l=dlength
 .material die dielectric er=4.3 losstangent=0.017
 .material copper metal conductivity=57.6meg
 .shape trace rectangle width=dwidth height=dthickness
 .layerstack stack
 +layer=(copper,dthickness) layer=(die,dheight1) layer=(die,dheigth2) layer=(copper,dthickness)
 .fsoptions opt1 printdata=yes computeg0=yes computegd=yes computer0=yes computers=yes
 .model dstrip w modeltype=fieldsolver
 +layerstack=stack
 +fsoptions=opt1
 +rlgcfile=pcbdiff.rlgc
 +outputformat=rlgcfile
 +conductor=(shape=trace origin=(0mil,'dheight1+dthickness') material=copper type=signal)
 +conductor=(shape=trace origin=('dwidth+dgap','dthickness+dheight1') material=copper type=signal)
 .tran 0.5ns 100ns
 .probe v(out1) v(in1)

Manual?

是什么?

manual是使用手册说明,你仔细看看,里面讲的很详细的,它里面的例子你考下来可以直接实验。

另外安装目录下有例子的,可以熟悉一下。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top