微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > capture生成allegro网表的问题

capture生成allegro网表的问题

时间:10-02 整理:3721RD 点击:
#1 Warning [ALG0016] Part Name "CAPACITOR POL/SM_CAP_TAN_D_TA220U" is renamed to "CAPACITOR POL/SM_CAP_TAN_D_TA22".
#2 Warning [ALG0016] Part Name "CAPACITOR POL/SM_CAP_TAN_A_T4.7U" is renamed to "CAPACITOR POL/SM_CAP_TAN_A_T4.7".
这可能是名字太长了,怎么修改这种自动的命名规则呢?
#7 Warning [ALG0016] Part Name "SN74CBTD16211_MY_SSOP56_SN74CBTD16211" is renamed to "SN74CBTD16211_MY_SSOP56_SN74CBT".
#8 Warning [ALG0051] Pin "GND" is renamed to "GND#8" after substituting illegal characters in Package SN74CBTD16211 , U11: PCI, PCI (1.60, 0.90).
#9 Warning [ALG0051] Pin "GND" is renamed to "GND#19" after substituting illegal characters in Package SN74CBTD16211 , U11: PCI, PCI (1.60, 0.90).
#10 Warning [ALG0051] Pin "GND" is renamed to "GND#49" after substituting illegal characters in Package SN74CBTD16211 , U11: PCI, PCI (1.60, 0.90).
这个warning以前也遇见过,说是非power性质的管脚不能同名,当时改成power性质后就没问题了,但现在生成网表时又报这样的warning,不知道改怎么解决呢?

同样的问题

,有个办法就是用1,2,3进行分开命名。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top