微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 导入网表时的问题,求高手帮助

导入网表时的问题,求高手帮助

时间:10-02 整理:3721RD 点击:
显示如下内容:
------ Directives ------
RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'D:/Program Files/Cadence/adu_examples/all';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'D:/Program Files/Cadence/adu_examples/all/allegro/all.brd';
NEW_BOARD_NAME 'D:/Program Files/Cadence/adu_examples/all/allegro/all.brd';
CmdLine: netrev -$ -i D:/Program Files/Cadence/adu_examples/all -y 1 D:/Program Files/Cadence/adu_examples/all/allegro/#Taaaaaa04596.tmp
------ Preparing to read pst files ------

#1   ERROR(24) File not found
     Packager files not found
#2   ERROR(102) Run stopped because errors were detected
netrev run on Jan 28 16:08:59 2011
   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON
  2 errors detected
No oversight detected
No warning detected
cpu time      0:00:39
elapsed time  0:00:00

不知道是什么情况

呃,小编自己现身,是路径设置问题,放在一个目录就可以了

要么是没有该封装
要么是封装 路径没有添加进去

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top