微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 求助:导入网表时报错?

求助:导入网表时报错?

时间:10-02 整理:3721RD 点击:

------ Oversights/Warnings/Errors ------


#1   ERROR(102) Run stopped because errors were detected

netrev run on Dec 30 11:10:19 2009
   DESIGN NAME : 'LIMIT_04NE_MB_SCH_V10_1230P'
   PACKAGING ON May 28 2006 22:05:31

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

  1 errors detected
 No oversight detected
 No warning detected

cpu time      0:04:45
elapsed time  0:00:03

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top