微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 符号脚与封装不对应

符号脚与封装不对应

时间:10-02 整理:3721RD 点击:

请问大侠有否遇到下面问題?

====================================================================

(------------------------------------------------------------)
(                                                            )
(        QUICKPLACE LOG                                      )
(                                                            )
(        Drawing          : 09ca090044p00_bak.brd            )
(        Software Version : 16.2s017                         )
(        Date/Time        : Fri Nov 13 11:14:21 2009         )
(                                                            )
(------------------------------------------------------------)


State: Placing on side Top

ERROR:   Cannot place symbol:  U9 / CD4049A_DIP16_CD4049A / DIP16
         due to ERROR(SPMHGE-82): Pin numbers do not match between symbol and component. Run dev_check on device file for more information.
ERROR:   Cannot place symbol:  U3 / CD4049_SMD_SOL16_CD4049A / SOL16
         due to ERROR(SPMHGE-82): Pin numbers do not match between symbol and component. Run dev_check on device file for more information.
ERROR:   Cannot place symbol:  U10 / CD4049_SMD_SOJ16_CD4049A / SOJ16
         due to ERROR(SPMHGE-82): Pin numbers do not match between symbol and component. Run dev_check on device file for more information.


Placed 0 of 3 applicable (3 total) symbols.

====================================================================

[-version]=?

 <device_filename>.txt 在那里找?

dev_check 在那里运行?

3Q!

U9,U3,U10看看原理图上的引脚个数与封装的引脚个数是不是一样。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top