微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > allego导入原理图网表的问题

allego导入原理图网表的问题

时间:10-02 整理:3721RD 点击:


#1   ERROR(302) Device library error detected.

Problems with device 'R_AXIAL-0.5_50'. JEDEC_TYPE property 'AXIAL-0.5' is illegal: 'Package name is not legal.'.

Device 'R_AXIAL-0.5_50' has library errors. Unable to transfer to Allegro.

#2   ERROR(302) Device library error detected.

Problems with device 'C_RAD0.2_C'. JEDEC_TYPE property 'RAD0.2' is illegal: 'Package name is not legal.'.

Device 'C_RAD0.2_C' has library errors. Unable to transfer to Allegro.

哪位大哥指教下 小弟急求啊!

封装名里有非法字符 改一下就行了

封装名去掉小数点和横杠.可以使用下划线的

多试试

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top