微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 求助,capture 16.2导网表时错误!

求助,capture 16.2导网表时错误!

时间:10-02 整理:3721RD 点击:

capture 16.2导网表时错误!

********************************************************************************
*
* Netlisting the design
*
********************************************************************************
Design Name:
e:\new_mcu\原理图\控制板\str912faw44.dsn
Netlist Directory:
E:\NEW_MCU\印制板\B0100
Configuration File:
D:\Cadence\SPB_16.2\tools\capture\allegro.cfg

#1 Error   [ALG0029] Unable to open file "C:\DOCUME~1\?\LOCALS~1\Temp\tmp_pstchip.dat" for writing.
#2 Aborting Netlisting... Please correct the above errors and retry.

Exiting... "D:\Cadence\SPB_16.2\tools\capture\pstswp.exe" -pst -d "e:\new_mcu\原理图\控制板\str912faw44.dsn" -n "E:\NEW_MCU\印制板\B0100" -c "D:\Cadence\SPB_16.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"

把文件名换成英文或是拼音再试下

CADENCE不支持中文

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top