微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > allegro的奇怪现象

allegro的奇怪现象

时间:10-02 整理:3721RD 点击:

今天做了一个光绘标志,用shape做的,上面又覆盖soldermask,它有DRC?请高手看看这是怎么回事?帮帮忙?谢谢了。

Class:           DRC ERROR CLASS
  Subclass:        TOP
  Origin xy:       (7480.00 -350.00)

  CONSTRAINT:      Soldermask to Shape Spacing
  CONSTRAINT SET:  NONE
  CONSTRAINT TYPE: LAYOUT
    Constraint value: 0 MIL
    Actual value:     -30 MIL

  - - - - - - - - - - - - - - - - - - - -

  Element type:    SHAPE
  Class:           ETCH
  Subclass:        TOP

  On a Dummy Net

  - - - - - - - - - - - - - - - - - - - -

  Element type:    SHAPE
  Class:           PACKAGE GEOMETRY
  Subclass:        SOLDERMASK_TOP

  - - - - - - - - - - - - - - - - -

做成pin,在pin里面做soldermask

duo xie da xia

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top