微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 网表出错!

网表出错!

时间:10-02 整理:3721RD 点击:

在生成网表的时候,出现如下的错误!请问怎么解决啊!?

Loading... F:\My Moca Project\CPE\Project\CIS\allegro/pstchip.dat
Loading... F:\My Moca Project\CPE\Project\CIS\allegro/pstchip.dat
Loading... F:\My Moca Project\CPE\Project\CIS\allegro/pstxprt.dat
Loading... F:\My Moca Project\CPE\Project\CIS\allegro/pstxnet.dat
Error: Line 613 in file F:\My Moca Project\CPE\Project\CIS\allegro/pstxnet.dat:
   Reference designators inconsistent in xprt and xnet files 
 Detected in function: pstFindInstByOldPathName
Error: Line 613 in file F:\My Moca Project\CPE\Project\CIS\allegro/pstxnet.dat:
   Error loading the net list file 
 Detected in function: ddbLoadPstXFiles
#1 Error   [ALG0036] Unable to read logical netlist data.

急啊!

盼大人帮忙解决!

inconsistent in xprt and xnet files 

查这个。Reference designators不一致啊

我也碰到这个问题,望高手指教!

 Line 613

怀疑有非法字符的问题

looks like you have a Duplicate "NAME" property somewhere in the design
files, extra checks were
added into Captrure during 15.x which looks for any duplicate NAME ID
fields and when it finds them it
creates this error.

To see if you do have duplicate Name ID fields do the following :
In Capture >
    - Click on BOM
    - ADD  "NAME" property to the header and string
    - KEY the property NAME
    - Generate the BOM
    - Check for duplicates

In Capture CIS
    - Create Report CIS Standard
    - ADD "NAME" field to BOM Output section
    - Check "KEYED" option
    - Check for duplicates


To Resolve the problem it depends on how you have done the design...
    - i.e.  Multi-sheet / Simple or Complex hierarchy

Simple or Multisheet look at the Cadence Sourcelink solution - 11116526

Hierarchy - Cadence need to check the design for you, basically they need
to
find the duplicate part / parts and delete them and replace them back in
the
schematic.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top