微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 这个skill怎么写(求一思路)

这个skill怎么写(求一思路)

时间:10-02 整理:3721RD 点击:

小弟要写一个skill找出跨ANTI ETCH的信号线。请问有什么好办法。谢谢!

好想法。期待你的成功。

跪求小编:

我已想了一周还是没有头絮, 这样的功能能不能作,请给我一个回复啊

头痛

工作量很大啊!

;here is a suggestion for anti_etch_line_only situation:;step 1: Turn on your AntiEtch Layer Only;step 2: Get all your segements (target_segments) in the AntiEtch layer. (function see below);step 3: repeat step 1 & 2 to get all your segements to be the test_segements (e.g. top layer).;step 4: check each test_segements to see if it cross any of target_segments. (it's easy for straight line, but you need more work on shape and arc);step 5: report the cline segements which cross any antiEtch line.;=======================;get all your test_segements;=======================axlClearSelSetaxlSetFindFilter( ?enabled (list "noall" "CLINESEGS" "invisible") ?onButtons (list "noall" "CLINESEGS"))axlAddSelectAlltest_segements=axlGetSelSet()(foreach seg test_segements printf("%L\n" seg->bBox)) ;debug use only ;=======================

樓上的真的是好牛喲~

Why not change line(in anti etch layer) to cline(etch layer--you want to check layer)......then check drc ... get error report ... create error cline(segement) report & location(for 14.2).

看看

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top