微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 求助:allegro原理图的DRC 问题

求助:allegro原理图的DRC 问题

时间:10-02 整理:3721RD 点击:

求助:生成原理图网络表时出现如下提示:

[DRC0011]  Reference is invalid for this part /

我该怎么找到这个错误,并且更正.

还有发现#1 Warning [ALG0016] Part Name "AWG100GFT-1_1_AWG_ZTE_V3_AWG-OPLINK" is renamed to "AWG100GFT-1_1_AWG_ZTE_V3_AWG-OP".这个会不会有影响?

DDB_ERROR: Terminating character ' :'not found on line 11.
             
DDB_INFO: File E:\PCBLAYOUT\Z3453/pstxprt.dat not loaded.
Error: Line 11 in file E:\PCBLAYOUT\Z3453/pstxprt.dat:
  
Error loading the parts list file 
 Detected in function: ddbLoadPstXFiles
 
#5 Error   [ALG0036] Unable to read logical netlist data.

先谢谢了~

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top