微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 帮忙看看capture导网络表时出现的错误

帮忙看看capture导网络表时出现的错误

时间:10-02 整理:3721RD 点击:

小弟在用capture导一网表时出现下面的错误,不知如何解决,各位大侠帮忙看看:

DDB_ERROR: All physical pins are common in section 7 of physical part 'AR2317_1_BGA-260-22X22_AR2317'.  Each section must have at least one non-common pin. DDB_INFO: File D:/PROJECT/WLAN ROUTER/SCH/pstchip.dat not loaded.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top