微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > Orcad 导网表至Allegro出错啦,请高手指点

Orcad 导网表至Allegro出错啦,请高手指点

时间:10-02 整理:3721RD 点击:

 Orcad 导网表至Allegro出现附件错误,请高手指点

是什么原因?

感激

错误如下:

********************************************************************************
*
* Netlisting the design
*
********************************************************************************
Design Name:
F:\...\hardware\dtip.dsn
Netlist Directory:
F:\...\hardware\allegro
Configuration File:
C:\Cadence\SPB_15.2\tools\capture\allegro.cfg

Spawning... "C:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "F:\...\hardware\dtip.dsn" -n "F:\...\hardware\allegro" -c "C:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"
Scanning netlist files ...
Loading... F:\...\hardware\allegro/pstchip.dat
Loading... F:\...\hardware\allegro/pstchip.dat
Loading... F:\...\hardware\allegro/pstxprt.dat
Loading... F:\...\hardware\allegro/pstxnet.dat
Error: Line 1055 in file F:\...\hardware\allegro/pstxnet.dat:
   Reference designators inconsistent in xprt and xnet files 
 Detected in function: pstFindInstByOldPathName
Error: Line 1055 in file F:\...\hardware\allegro/pstxnet.dat:
   Error loading the net list file 
 Detected in function: ddbLoadPstXFiles

#1 Error   [ALG0036] Unable to read logical netlist data.

Exiting... "C:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "F:\...\hardware\dtip.dsn" -n "F:\...\hardware\allegro" -c "C:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"

没有人知道吗?

像这样的操作一般都是封装没有指定和封装错

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top