微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > Allegro生成网络表时的错误

Allegro生成网络表时的错误

时间:10-02 整理:3721RD 点击:
#1 Warning [ALG0016] Part Name "CAP_ELECTROLYTIC_1210W_ELE_47UF_47UF_6.3V_SMD" is renamed to "CAP_ELECTROLYTIC_1210W_ELE_47UF".
Part Name 是Allegro 自己组合起来的,请高手帮忙,这个问题怎么解决

Warning [ALG0016] Part <Long Part Name> is renamed to <New Part Name>

Part name has a length limit of 31 characters. Part name is either the DEVICE property value or a combination of Source Package, PCB Footprint and other properties found in the [ComponentDefinitionProps] section of the configuration file. The DEVICE property is only used if it is present on the part.

If the name exceeds the 31-character limit, the Value property is automatically shortened to obtain the 31 character limit. The rules for renaming parts may be found in the Allegro topic in the Capture Knowledge System (Capture's online help).

因为Part Name 过长,自动截掉一部分。没有关系的

Warning是不影响生成网表的。如果是Error,就生成不了网表。

上一篇:Cadence 15.5 问题
下一篇: 急需cadence 15.5

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top