微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > PADS技术问答 > DDR VREF

DDR VREF

时间:10-02 整理:3721RD 点击:
请问DDR的VREF电源信号走线有什么要求和他匹配的电阻该放在什么位置最好?

[/img] 如图,线宽只有8MIL,会出现什么情况啊?

VREF线宽须得大于20MIL

就是一个参考电压  走8mil应该不会有什么问题

VREF is not a high current supply, but it is important to keep it as quiet as possible with minimal inductance. The minimum nominal trace width for VREF is 20 mils. Necking down VREF to accommodate BGA escape and localized via congestion is acceptable, but care should be taken to keep VREF 20 mils wide as much as possible. VREF is a DC net and as such, trace delay is not critical, however, overall trace length should be kept to a minimum.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top